# Massachusetts Institute of Technology <br> Instrumentation Laboratory <br> Cambridge, Massachusetts 

TO: AGC4 Distribution
FROM: Hugh Blair-Smith
DA TE: September 30, 1965, Revised July 1, 1966
SUBJECT: AGC4 MEMO \# 9 - Block II Instructions

## TABLE OF CONTENTS

Introduction ..... 2
Memory ..... 3
Basic Instructions ..... 3
Extracode Instructions ..... 11
Implied-Address Codes ..... 15
Unprogrammed Sequences ..... 21
Address Constant Formats ..... 25
Control Pulse Definitions ..... 27
Condensed List of Programmable Instructions ..... 34
Pulse Sequences ..... 35

## Introduction

This document supercedes all revisions of and appendices to AGC4 Memo \# 8, "Block II Instructions, Revised". The format has been changed to include more information for YUL-language programmers and to include the engineering details formerly relegated to appendices. A new descriptive section on unprogrammed sequences has been added.

Some confusion has arisen about the nature of channel numbers or addresses. Channel addresses should be used just like memory addresses in programming, that is, regarding the channels as a third category of memory, distinct from $E$ and $F$. The fact that the numbers used as channel addresses coincide with some of the numbers used as memory addresses should cause no confusion, because the addresses in In/ Out instructions are always channel addresses, and the addresses in other instructions are always memory addresses. In fact, the coincidence is put to good use: the $L$ register is accessible both at memory address 0001 and at channel address 01.

In YUL language, symbols may be equated to channel addresses as well as memory addresses. The only distinction made by the assembler is that addresses of In/Out instructions have a theoretical maximum of 777 .

## Memory

Block II differs significantly from Block I in register and memory layout and in addressing. The LP register has been renamed L because it is a lower accurnulator in every sense. The IN and OUT registers no longer have addresses in memory, but are referenced with 9-bit channel addresses by the seven input/output instructions (code 10). Channel assignments are given in Digital Development Memo \# 254, Revision A (Sept. 7, 1965). Figures 1 and 2 show the arrangement of addresses. The erasable banks use local addresses 1400-1777. The fixed banks use local addresses 2000-3777. Figure 3 explains the bank-switching and editing registers.

## Basic Instructions

Figure 4 shows the relationships among the operation codes, with alternate spelling in brackets. Subscripts are running times, in MCT EXTEND time of 1 MCT is not included in extracode times.

Code 00. I: TC K Transfer Control 1 MCT
$K \neq 3,4,6 \quad$ Set $c(Q)=T C I+1$;
Take next instruction from $K$ and proceed from there.
Remarks: Alternate spelling is TCR, for Transfer
Control setting up Return.

| OCTAL PSEUDOADDRESS | $\begin{aligned} & \text { REGISTER } \\ & \text { NAME } \end{aligned}$ | REMARKS | TYPE |
| :---: | :---: | :---: | :---: |
| 00000 | A |  |  |
| 00001 | L | (also channel 01) |  |
| 00002 | Q | (also channel 02) |  |
| 00003 | EB | Erasable Bank Register | Flip-flop |
| 00004 | FB | Fixed Bank Register | registers |
| 00005 | Z |  |  |
| 00006 | BB | Both Bank Registers |  |
| 00007 | -- | Zeros |  |
| 00010 | ARUPT | x RUPT = Storage for x |  |
| 00011 | LRUPT | during Interrupt; |  |
| 00012 | QRUPT | ZRUPT \& BRUPT stored |  |
| 00013 | (spare) | automatically. |  |
| 00014 | (spare) |  |  |
| 00015 | ZRUPT |  | 2040 words |
| 00016 | BBRUPT |  | of Erasable |
| 00017 | BRUPT | (RIP) |  |
| 00020 | CYR | Cycle Right 1 Bit |  |
| 00021 | SR | Shift Right 1 Bit |  |
| 00022 | CYL | Cycle Left 1 Bit |  |
| 00023 | EDOP | Edit (Polish) Opcode |  |
| 00024-00057 | Counters |  |  |
| 00060-01377 | Unswitched |  |  |
| 01400-03777 | 5 Erasable | @ 256 words (See Fig. 2) |  |
| 04000 -up | Fixed (See 1 |  | Fixed |

Fig. 1

Fixed and Frasable Bank-Switching
(Fig. 2)

| Octal Pseudo- <br> Address | Memory Type | Erasable <br> Bank Reg. | Fixed Bank Reg. | Fixed Extension bit (channel 7) | S-Reg. Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00000-01377 | (Note 1) | x | xx | x | 0000-1377 |
| 00000-00377 | (Note 1) | 0 | x x | x | 1400-1777 |
| 00400-00777 | Unswitched E | 1 | xx | x | 1400-1777 |
| 01000-01377 | Unswitched E | 2 | XX | x | 1400-1777 |
| 01400-01777 | Switched E | 3 | x ${ }^{\text {x }}$ | x | 1400-1777 |
| 02000-02377 | Switched E | 4 | x x | x | 1400-1777 |
| 02400-02777 | Switrhed F | 5 | x x | x | 1400-1777 |
| 03000-03377 | Switched E | 6 | xx | x | 1400-1777 |
| 03400-03777 | Switched E | 7 | x x | x | 1400-1777 |
| 04000-07777 | Fixed-fixed | x | x ${ }^{\text {x }}$ | x | 4000-7777 |
| 10000-11777 | Common fixed | x | 00 | x | 2000-3777 |
| 12000-13777 | Common fixed | x | 01 | x | 2000-3777 |
| 04000-05777 | Fixed-fixed | x | 02 | x | 2000-3777 |
| 06000-07777 | Fixed-fixed | x | 03 | x | 2000-3777 |
| 20000-21777 | Common fixed | x | 04 | x | 2000-3777 |
| 22000-23777 | Common fixed | x | 05 | x | 2000-3777 |
| -- and so on through: |  |  |  |  |  |
| 64000-65777 | Common fixed | x | 26 | x | 2000-3777 |
| 66000-67777 | Common fixed | x | 27 | x | 2000-3777 |
| 70000-71777 | Super-bank 0 | x | 30 | 0 | 2000-3777 |
| 72000-73777 | Super-bank 0 | x | 31 | 0 | 2000-3777 |
| -- and so on through: |  |  |  |  |  |
| 106000-107777 | Super-bank 0 | x | 37 | 0 | 2000-3777 |
| 110000-111777 | Super-bank 1 | x | 30 | 1 | 2000-3777 |
| 112000-113777 | Super-bank 1 | x | 31 | 1 | 2000-3777 |
| 114000-115777 | Super-bank 1 | x | 32 | 1 | 2000-3777 |
| 116000-117777 | Super-bank 1 | x | 33 | 1 | 2000-3777 |

(Note 1) Flip-flop central registers, counters, and unswitched erasable. Central and special-purpose registers will be accessed as E -bank 0 only under exceptional circumstances.

BANK-SWITCHING AND EDITING REGISTERS


A bank number written into EB or FB is automatically available at BB.
Information written into BB is automatically available at EB and FB.

EDITING REGISTER TRANSFORMATIONS
(bit positions)
0020
CYR
151413121110090807060504030201

0021
SR
011514131211100908070605040302

0022
CYL
151514131211100908070605040302

0023
EDOP
141312111009080706050403020115
-- -- -- -- -- -- -- -- 14131211100908

Fig. 3


Fig. 4

Code 00. I: TC K (Special Cases of TC) 1 MCT
$K=3,4$, or 6 Set indicator specified by K;
Take next instruction from $I+1$.
Remarks: TC 3 = RELINT (allow interrupt),
TC $4=$ INHINT (inhibit interrupt), TC 6 = EXTEND (set extracode switch).

The extracode switch causes the next instruction to be an extracode. Any extracode except INDEX resets the switch. Interrupt is inhibited while the switch is on.

Code 01.
I: CCS K Count, Compare and Skip
2 MCT
QC0
Set $c(A)=\operatorname{DABS}[b(K)]$;
Set $c(K)=b(K)$, editing if $K$ is 0020-0023.
Take next instruction from $I+1$ if $b(K)>+0$;
from $I+2$ if $b(K)=+0$;
from $I+3$ if $b(K)<-0$;
from $I+4$ if $b(K)=-0$.
Remarks: The Diminished Absolute Value of an integer $\mathbf{x}$ is:

$$
\operatorname{DABS}(x)= \begin{cases}|x|-1 & \text { if }|x|>1 \\ +0 & \text { if }|x| \leq 1\end{cases}
$$

Code 01. I: TCF K Transfer Control to Fixed 1 MCT
QC1-3
Take next instruction from $K$ and proceed from there.
Remarks: QC $n$ denotes Quarter Code $n$, where $n$ is bits 12 and 11 of the instruction word.

Code 02. I: DAS K Double Add to Storage 3 MCT
QC 0
Set $c(K, K+1)=b(A, L)+b(K, K+1)$, editing if $K$ or $K+1$ is 0020-0023;

If $K \neq 0$, Set $c(L)=+0$ and set $c(A)=$ net overflow;
Take next instruction from $I+1$.
Remarks: If positive (negative) overflow resulted from the double precision addition as a whole, the net overflow is $+1(-1)$, otherwise it is +0 . Notice that DAS A doubles the contents of the double precision accumulator - implied address code DDOUBL assembles as DAS A. Since the
hardware must operate on the low-order operands first, consider DAS as the operation code 20001, to which the address K is added to form the instruction.

| Code 02. | I: LXCH $\mathrm{K} \quad$ Exchange L and K |
| :--- | :--- |
| QC1 | Set $c(L)=b^{\prime}(\mathrm{K})$; |
|  | Set $c(\mathrm{~K})=b(\mathrm{~L})$, editing if K is $0020-0023$; |
|  | Take next instruction from $\mathrm{I}+1$. |
|  | Remarks: The prime indicates overflow correction. |

Code 02. I: INCR K Increment 2 MCT
QC2 Set $c(K)=b(K)+1$, editing if $K$ is 0020-0023;
Take next instruction from $I+1$.
Remarks: INCR and two other codes, AUG and DIM, are slightly modified counter-increment sequences. Accordingly, if one of this group overflows when addressing a counter for which overflow during involuntary incrementing is supposed to cause an interrupt, the interrupt will happen. This is true also for chain-reaction increments like $T_{2}$, which is incremented after an overflow of $T_{1}$. It should be noted that all these three instructions, unlike the increment sequences, always operate in ones complement, even when addressing CDU counters.
Code 02. I: ADS K Add to storage 2 MCT

QC3
Set $c(A), c(K)=b(K)+b(A)$, editing if $K=0020-0023$;
Take next instruction from $I+1$.
Code 03.
I: CA K Clear and Add
2 MCT
Set $c(A)=b(K)$;
Set $c(K)=b(K)$, editing if $K$ is $0020-0023$;
Take next instruction from $\mathrm{I}+1$.
Remarks: Alternate spelling CAF is permitted when referring to fixed memory; alternate spelling CAE is permitted when referring to erasable memory.

Code 04.

| I: $C S \quad K \quad$ Clear and Subtract |  |
| :--- | :--- |
| Set $c(A)=-b(K)$; |  |
| Set $c(K)=b(K)$, editing if $K$ is $0020-0023$; |  |
| Take next instruction from $I+1$. |  |

Code 05.
I: INDEX K
Index Next Instruction
2 MCT
QC0
Set $c(K)=b(K)$, editing if $K$ is 0020-0023;
$K \neq 0017$
Use $[b(K)+c(I+1)]^{\prime}$ as the next instruction.
Remarks: The prime indicates overflow correction.
Code 05. I: INDEX 0017 Resume Interrupted Program 2 MCT
QC0
Set $c(Z)=c(0015)$
$K=0017$ Use $c(0017)$ as the next instruction.
Remarks: The implied-address code RESUME assembles as
INDEX 17.
Code 05.
I: DXCH K Double Exchange
3 MCT
QC1
Set $c(A, L)=b(K, K+1)$;
Set $c(K, K+1)=b(A, L)$, editing if $K$ or $K+1$ is 0020-0023;
Take next instruction from $I+1$.
Remarks: The final $c(L)$ will be overflow -corrected. The operation code should be treated as 52001 (see DAS, page 8).

The implied-address codes DTCF (DXCH FB) and DTCB ( DXCH Z ) are recognized. The idea is that a DXCH , by changing both $Z$ and one of the bank registers, can be a "double-precision transfer control" that can jump banks and leave a $D$. $P$. return address in $A$ and $L$.

Code 05. I: TS K Transfer to Storage 2 MCT
QC2 $\quad$ Set $c(K)=b(A)$, editing if $K$ is 0020-0023;
If $\pm$ overflow in $b(A)$, set $c(A)= \pm 1$ and take next instruction
from $I+2 ;$
If no overflow in $b(A)$, take next instruction from $I+1$.
Remarks: TS A guarantees $c(A)=b(A)$ but skips to $I+2$ on overflow. Implied-address code $=$ OVSK.

| Code 05. | I: $\mathrm{XCH} \mathrm{K} \quad$ Exchange A and K | 2 MCT |
| :---: | :---: | :---: |
| QC3 | Set $c(A)=b(K)$; |  |
|  | Set $c(K)=b(A)$, editing if $K$ is 0020-0023; |  |
|  | Take next instruction from $\mathrm{I}+1$. |  |
| Code 06. | I: $\mathrm{AD} \mathrm{K} \quad \mathrm{ADD}$ | 2 MCT |
|  | Set $c(A)=b(A)+b(K)$; |  |
|  | Set $c(K)=b(K)$, editing if $K$ is 0020-0023; |  |
|  | Take next instruction from $\mathrm{I}+1$. |  |
|  | Remarks: The OVCTR of Block I has been |  |

Code 07.
I: MASK K Mask $A$ by K
2 MCT
Set $c(A)=b(A) A c(K)$;
Take next instruction from I +1 .
Remarks: A denotes Boolean AND. Truth table for each bit position of $b(A)$ and $c(K)$ :

| $A$ | $K$ | $A \wedge K$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

MASK very carefully omits to edit an argument from 0020-0023, in order to aid the interpreter and other software.

Extracode Instructions
Code 10. I: READ KC Read Channel KC 2 MCT

PC0 $\quad$ Set $c(A)=c(K C)$, where $K C$ is an in/out channel;
Take next instruction from I + 1 .
Remarks: Code 10 is broken down into seven peripheral codes
(PC0-PC6). Each uses a 9-bit address to reference an input/output channel KC. The L register is channel 01, to facilitate fancy logic in an arithmetic register.

The $Q$ register is channel 02 , for the same reason.
Code 10. I: WRITE KC Write Channel KC 2 MCT
PC1 $\quad$ Set $c(K C)=c(A)$;
Take next instruction from I +1 .
Code 10.
PC2
I: RAND KC Read and Mask
2 MCT
Set $c(A)=b(A) \wedge c(K C)$;
Take next instruction from $I+1$.
Remarks: $\wedge$ denotes Boolean AND (see MASK).
Code 10. I: WAND KC Write and Mask 2 MCT
PC3
Set $c(K C), c(A)=b(A) \wedge b(K C)$;
Take next instruction from $I+1$.

| Code 10. | I: ROR KC | Read and Superimpose |
| :--- | :--- | :--- |
| PC4 | Set $c(A)=b(A) \vee c(K C) ;$ | 2 MCT |

Take next instruction from I + 1 .
Remarks: $\vee$ denotes Boolean Inclusive OR. Truth table for each bit position of $b(A)$ and $c(K C)$ :

| $A$ | $K C$ | $A \vee K C$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Code 10. I: WOR KC Write and Superimpose 2 MCT
PC5 $\quad$ Set $c(K C), c(A)=b(A) \vee b(K C)$;
Take next instruction from $I+1$.
Code 10. I: RXOR KC Read and Invert 2 MCT PC6

Set $c(A)=b(A) \forall c(K C)$;
Take next instruction from $I+1$.
Remarks: $\forall$ denotes Boolean Exclusive OR. Truth table for each bit position of $b(A)$ and $c(K C)$ :

| $A$ | KC | $A \forall K C$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Code 10. EDRU PT 3 MCT
PC7 (For machine checkout only)
Code 11. I: DV K Divide 6 MCT
QC0 $\quad \operatorname{Set} c(A)=b(A, L) \div c(K)$;
Set $c(L)=$ remainder;
Take next instruction from $I+1$.
Remarks: The signs of the double-length dividend
in $A$ and $L$ need not agree. The net sign of the dividend is the sign of $b(A)$ unless $b(A)= \pm 0$, in which case it is the sign of $b(L)$. The remainder bears the net dividend sign, and the quotient sign is determined strictly be the divisor and net dividend signs. DV does not disturb $c(Q)$, and does not edit an argument from 0020-0023 because there isn't enough time.

Code 11
QC 1-3

I: BZF K Branch Zero to Fixed
1 or 2 MCT If $C(A)= \pm 0$, take next instruction from $K$ and proceed from there (1 MCT);
Otherwise, take next instruction from I + 1 (2 MCT).
Code 12. I: MSU K Modular Subtract 2 MCT
QC0
Set $c(A)=b(A) \# b(K)$;
Set $c(K)=b(K)$, editing if $K$ is 0020-0023;
Take next instruction from $I+1$.
Remarks: $\theta$ denotes modular subtraction, which forms a signed one's complement difference of two unsigned (modular, or periodic) two's complement inputs. The method is to form the two's complement difference, to decrement it if it is negative, and to take the overflow-uncorrected sum as the result.

Code 12. I: QXCH K Exchange $Q$ and $K \quad 2$ MCT
QC1
Set $c(Q)=b(K)$;
Set $c(K)=b(Q)$, editing if $K$ is 0020-0023;
Take next instruction from $I+1$.
Code 12. I: AUG K Augment 2 MCT
QC2
If $b(K) \geq+0$, set $c(K)=b(K)+1$, editing if $K$ is 0020-0023;
If $b(K) \leq-0$, set $c(K)=b(K)-1$, editing if $K$ is 0020-0023;
Take next instruction from $\mathrm{I}+1$.
Code 12. I: DIM K Diminish 2 MCT
If $\mathrm{b}(\mathrm{K})>+0$, set $\mathrm{c}(\mathrm{K})=\mathrm{b}(\mathrm{K})-1$, editing if K is 0020-0023;
If $b(K)= \pm 0$, set $c(K)=b(K)$, editing if $K$ is 0020-0023;
If $b(K)<-0$, set $c(K)=b(K)+1$, editing if $K$ is $0020-0023$;
Take next instruction from $\mathrm{I}+1$.
Remarks: DIM does not generate output pulses as DINC does.
Code 13. I: DCA K Double Clear and Add 3 MCT
Set $c(A, L)=b(K, K+1)$;
Set $c(K)=b(K)$, editing if $K$ is 0020-0023;
Set $c(K+1)=b(K+1)$, editing if $K+1$ is 0020-0023;
Take next instruction from I + 1 .
Remarks: The final $c(L)$ will be overflow-corrected. The operation code should be treated as 30001 (see DAS, page 8).

Code 14.
I: DCS K Double Clear and Subtract
3 MCT
Set $c(A, L)=-b(K, K+1)$;
Set $c(K)=b(K)$, editing if $K$ is 0020-0023;
Set $c(\mathrm{~K}+1)=\mathrm{b}(\mathrm{K}+1)$, editing if $\mathrm{K}+1$ is $0020-0023$;
Take next instruction from I +1 .
Renıarks: DCS A succeeds in complementing the double precision accumulator - implied-address code: DCOM. The final c(L) will be overflow-corrected. The operation code should be treated as 40001 (see DAS page 8 ).
Code 15. I: INDEX K Index Extracode Instruction 2 MCT (See INDEX, page 10).
Remarks: This is the only extracode that does not reset the extracode switch. The way to index an extracode (MP, say) is:

EXTEND
INDEX ADDRWD
MP $\quad 0$
The extension (extracode switch) will stay in force during any $n$-level nesting of extracode INDEXes. This INDEX will never act as a RESUME.

Code 16. I: SU K Subtract 2 MCT
QC0 $\quad$ Set $c(A)=b(A)-b(K)$;
Set $c(K)=b(K)$, editing if $K$ is 0020-0023;
Take next instruction from $I+1$.
Code 16. I: BZMF K Branch Zero or Minus to Fixed 1 or 2 MCT QC 1-3

If $c(A) \leq+0$, take next instruction from $K$ and proceed from there ( 1 MCT );
Otherwise, take next instruction from $I+1$ ( 2 MCT )
Code 17.
I: MP K Multiply
3 MCT
Set $c(A, L)=b(A) \times c(K)$;
Take next instruction from $I+1$.
Remarks: The two words of the product agree in sign. A zero
result is positive unless $b(A)= \pm 0$ and $c(K)$ is non-zero with the opposite sign.
MP does not edit an argument from 0020-0023 because there isn't
enough time.

## Implied-Address Codes

Some operations are defined for only one address value, like RESUME; others have unusual results when addressing central registers. For convenience in using these operation, the YUL System assembler recognizes implied-address codes, written without an address, and fills in the address. These codes are shown in Fig. 5 (alphabetically) and Fig. 6 (by actual code). Brief descriptions follow:

Code 00. I: XXALQ Execute Extracode 2 MCT
$K=0000 \quad$ Using $A, L$ and $Q$
Assume that $b(A)=000006$ and $b(L)$ is an extracode
instruction;
Execute the EXTEND in $A$, the instruction in $L$, then return to $I+1$; leave $c(Q)=000003$.

Remarks: This is a marginally useful operation because an extracode instruction built up in L could usually be executed better by the sequence:

EXTEND
INDEX L
$0 \quad 0$

Code 00.
I: XLQ Execute using $L$ and $Q$
2 MCT
$K=0001 \quad$ Assume that $b(L)$ is a basic instruction.
Execute the instruction in $L$ and, if it is not a successful branch, return to $I+1$;

Leave $c(Q)=000003$.
Remarks: Like XXALQ, this operation is marginal.
The time ( 2 MCT ) for XXALQ and XLQ includes the TC to $A$ or $L$ and the return TC from $Q$, but not the time spent in executing $c(A)$ or $c(L)$.

Code 00.
I: RETURN Return from Subroutine
2 MCT
$K=0002 \quad$ Assume that $b(Q)=T C \quad K^{\prime}$;

Take the next instruction from $K^{\prime}$ and proceed
from there;
Leave $c(Q)=000003$.

Code 00. I: RELINT Release (allow) Interrupt 1 MCT
$\mathrm{K}=0003 \quad$ Allow interrupt after this instruction (subject to the restriction that interrupt cannot occur while there is $\pm$ overflow in A);

Take next instruction from $I+1$.

Code 00.
I: INHINT Inhibit Interrupt
1 MCT
$\mathrm{K}=0004 \quad$ Inhibit interrupt until a subsequent RELINT;
Take next instruction from I +1 .
Remarks: The inhibition set by INHINT and removed by RELINT is entirely independent of the one set by interrupt and removed by RESUME.

Code 00. I: EXTEND Extend Next Instruction 1 MCT
$K=0006 \quad$ Take the next instruction from $I+1$ and execute it as an extracode.

Remarks: If the next instruction is INDEX (full code 15), the following instruction will be executed as an extracode too.

Code 01. I: NOOP No Operation (Fixed) 1 MCT
QC 1-3 Take the next instruction from I +1 .
$\mathrm{K}=\mathbf{1}+1 \quad$ Remarks: This is how NOOP is assembled when I is in fixed memory.

Code 02. I: DDOUBL Double Precision Double 3 MCT
QC 0
Set $c(A, L)=b(A, L)+b(A, L)$;
$K=0000$
Take next instruction from $\mathrm{I}+1$.
Remarks: If $b(A)$ contains $\pm$ overflow, the results
are messy; in particular, $\operatorname{sgn}[c(A)] \neq \operatorname{sgn}[b(A)]$. If $|b(A)| \geq 1 / 2$, overflow will be retained in $c(A)$.

| ImpliedAddress Code | Actual Operation Code | Register (If applicable) | Word as assembled | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| COM | CS | A | 40000 |  |
| DCOM | DCS | A | 40001 | X |
| DDOUBL | DAS | A | 20001 |  |
| LOUBLE | AD | A | 60000 |  |
| DTCB | DXCH | Z | 52006 |  |
| DTCF | DXCH | FB | 52005 |  |
| EXTEND | TC |  | 00006 | S |
| INHINT | TC |  | 00004 | S |
| NOOP | TCF |  | 1 ( I+1) | F |
| NOOP | CA | A | 30000 | E |
| OVSK | TS | A | 54000 |  |
| RELINT | TC |  | 00003 | S |
| RESUME | INDEX | BRU PT | 50017 | R |
| RETURN | TC | Q | 00002 |  |
| SQUARE | M P | A | 70000 | X |
| TCAA | TS | Z | 54005 |  |
| XLQ | TC | L | 00001 |  |
| XXALQ | TC | A | 00000 |  |
| ZL | LXCH |  | 22007 |  |
| ZQ | QXCH |  | 22007 | X |

NOTE EXPLANATION:
E Applies when I (location of instruction) is in erasable memory.
F Applies when I is in fixed memory.
R Special RESUME hardware responds to address 0017.
S Special Indicator-setting hardware responds to addresses 0003,0004 , and 0006.

X Extracode instruction.
Fig. 5

IMPLIED ADDRESS CODES
(By Actual Code)

| Actual Operation Code | Register (If applicable) | Word as assembled | Implied- <br> Address Code | NOTE <br> (See <br> Fig. 5) |
| :---: | :---: | :---: | :---: | :---: |
| TC | A | 00000 | XXALQ |  |
| TC | L | 00001 | XLQ |  |
| TC | Q | 00002 | RETURN |  |
| TC |  | 00003 | RELINT | S |
| TC |  | 00004 | INHINT | S |
| TC |  | 00006 | EXTEND | S |
| TCF |  | $1(\mathrm{I}+1)$ | NOOP | F |
| DAS | A | 20001 | DDOUBL |  |
| LXCH |  | 22007 | ZL |  |
| CA | A | 30000 | NOOP | E |
| CS | A | 40000 | COM |  |
| INDEX | BRUPT | 50017 | RESUME | R |
| DXCH | FB | 52005 | DTCF |  |
| DXCH | Z | 52006 | DTCB |  |
| TS | A | 54000 | OVSK |  |
| TS | Z | 54005 | TCAA |  |
| AD | A | 60000 | DOUBLE |  |
| QXCH |  | 22007 | ZQ | X |
| DCS | A | 40001 | DCOM | X |
| MP | A | 70000 | SQUARE | X |

Fig. 6

Code 02. I: ZL Zero L
QC 1
Set $c(L)=+0$;
$K=0007$
Take next instruction from I +1 .
Remarks: This code and its companion ZQ depend on two properties of address 0007: no storage is associated with it, and references to it (in fact, to any of 0000-0007) are not checked for good parity. Address 0007 is therefore a generally usable source of zeros.

Code 03 I: NOOP No Operation (Erasable) 2 MCT
$\mathrm{K}=0000 \quad$ Take next instruction from $\mathrm{I}+1$.
Remarks: This is how NOOP is assembled when I
is in erasable memory.

Code 04. I: COM Complement c(A) 2 MCT
$K=0000 \quad$ Set $c(A)=-b(A)$;
Take next instruction from I +1 .
Remarks: All 16 bits are complemented.

Code 05. I: RESUME Resume Interrupted Program 2 MCT
QC $0 \quad$ Set $c(Z)=c(0015)$;
$K=0017 \quad$ Use $c(0017)$ as the next instruction.

Code 05. I: DTCF Double Transfer Control, 3 MCT
QC 1 Switching F bank
$K=0004 \quad$ Set $c(A, L)=b(F B, Z)$;
Set $c(F B, Z)=b(A, L)$;
Take next instruction from $I+1$.
Remarks: A double-precision address constant
format, 2 FCADR, is defined for use with DTCF.

QC 1
$K=0005$
Set $c(A, L)=b(Z, B B)$;
Set $c(Z, B B)=b(A, L)$;
Take next instruction from I +1 .
Remarks: A double-precision address constant
format, 2 BCADR, is defined for use with DTCB.

Code 05.
I: OVSK
Overflow Skip
2 MCT
QC 2 Do not change $c(A)$;
$K=0000 \quad$ If $\pm$ overflow in $c(A)$, take next instruction from $I+2$;
If no overflow in $c(A)$, take next instruction from $I+1$.

Code 05.
I: TCAA
Transfer Control to
2 MCT
QC 2
Address in A
$K=0005$
If $\pm$ overflow in $b(A)$, set $c(A)= \pm 1$;
Take next instruction from the location whose address is in bits 12-1 of $b(A)$.

Remarks: The perils associated with TCAA in Mod 3C and Block I AGC do not exist in Block II AGC.

Code 06. I: DOUBLE Double c(A) 2 MCT
$K=0000$
Set $c(A)=b(A)+b(A)$;
Take next instruction from I + 1 .
Remarks: See remarks on overflow under DDOUBL.

Code 12.
I: ZQ
Zero Q
2 MCT
QC 1
Set $c(Q)=+0$;
$K=0007$
Take next instruction from $I+1$.

Remarks: See under ZL.

Code 14.
I: DCOM
Set $c(A, L)=-b(A, L)$;
Take next instruction from $I+1$.
Remarks: All 32 bits of $A$ and $L$ are complemented.

Code 17. I: SQUARE Square c(A) 3 MCT
$K=0000 \quad$ Set $c(A, L ;=b(A) \times b(A)$,
Take next instruction from $\mathrm{I}+1$.
Remarks: Results are messy if $b(A)$ contains $\pm$

## Unprogrammed Sequences

Some of the actions performed by the computer are not programmed but occur in response to external events. The categories of these unprogrammed sequences are shown in Fig. 7. Interrupt is inhibited if an interrupt has occurred after the latest RESUME, or an INHINT has occurred after the latest RELINT, or $\mathrm{c}(\mathrm{A})$ contains $\pm$ overflow. Otherwise interrupt may occur before any basic (non-extracode) instruction except RELINT, INHINT, or EXTEND.

Interrupt Program
3 MCT
Set $c(0015)=b(Z)$;
Set c(0017) = the postponed instruction;
Take next instruction from the location whose address is permanently associated with the cause of the interrupt, and proceed from there. Inhibit further interrupt until RESUME.

Remarks: See also remarks under INHINT.

Counter increments and decrements, serial-parallel conversion steps, and GSE interface transactions are lumped together under the name of counter interrupts because they perform limited tasks by snatching one or two memory cycles and then let the computer continue. They can occur before any instruction except RELINT, INHINT or EXTEND.

| Program Interrupt | RUPT |
| :--- | :--- |
| Counter Increment/Decrement | PINC |
|  | PCDU |
| MINC |  |
|  | MCDU |
|  | DINC |
|  |  |
| Serial-Parallel Conversion |  |
| (and vice-versa) | SHINC |
|  | SHANC |
| Ground Support Interface | INOTRD |
|  | INOTLD |
|  | FETCH |
| Manual Override | STORE |
|  | GOJ |
|  | TCSAJ |

Fig. 7

Set $c(C T R)=b(C T R)+1$;
If + overflow, set $c(C T R)=+0$ and set up
an interrupt if CTR $=\mathrm{T} 3, \mathrm{~T} 4$ or T 5 or set up a PINC for T 2 if $\mathrm{CTR}=\mathrm{T} 1$.

Remarks: This sequence and its priority chain effects are shared by the instruction INCR.

PCDU Plus Increment (CDU) 1 MCT
Set $c(C D U C T R)=b(C D U C T R)+1$ in two's
complement modular notation.
Remarks: Incrementing in two's-complement modular notation transforms 77777 into 00000 and 37777 into 40000 , and is other wise like one's-complement. INCR never acts like PCDU. PCDU and MCDU replace PINC and MINC for counters 0032-0036.

MINC
Minus Increment
1 MCT
Set $c(C T R)=b(C T R)-1$;
If - overflow, set $c(C T R)=-0$.

MCDU Minus Increment(CDU ) 1 MCT
Set $c(C D U C T R)=c(C D U C T R)-1$ in twos
complement modular notation.
Remarks: Transforms 40000 into 37777 and 00000
into 77777. See remarks under PCDU.

DINC Diminishing Increment
1 MCT
If $c(C T R)>+0$, set $c(C T R)=b(C T R)-1$ and emit signal POUT (Plus Output);

If $c(C T R)<-0$, set $c(C T R)=b(C T R)+1$ and emit signal MOUT (Minus Output);

If $c(C T R)= \pm 0$, leave $c(C T R)$ unchanged and
emit signal ZOUT (Zero Output \& turn off DINC request).

Remarks: Used to generate output pulse trains and to count down T6. Values to be counted down by DINC might be developed by the instruction MSU from a desired and an actual CDU angle. This sequence is shared by the instruction DIM, but without POUT, MOUT and ZOUT.

SHINC
Shift Increment
Set $c(C T R)=b(C T R)+b(C T R)$;
If + overflow, set the priority chain station
for this counter.
Remarks: SHINC and SHANC are used to convert incoming serial bit streams into words for parallel access, and to convert words to outgoing serial bit streams.

SHANC Shift and Add Increment
Set $c(C T R)=b(C T R)+b(C T R)+1$;
If + overflow, set the priority chain station for this counter.

Remarks: See under SHINC.
INOTRD In/Out Read to GSE 1 MCT

Accept a channel address from the Ground Support Equipment and place the contents of the addressed input/ output channel on the GSE data busses.

INOTLD In/Out Load from GSE
Accept a channel address from the Ground
Support Equipment and write the contents of the GSE data busses into the addressed input/output channel.

FETCH
Fetch from Memory to GSE
2 MCT
Accept from the Ground Support Equipment a setting for either FB or EB and an address for the corresponding memory, and place the contents of the addresses location on the GSE data busses. Do not edit if the address is 0020-0023.
Then restore b(BB).

STORE Store in Memory from GSE 2 MCT
Accept from the Ground Support Equipment a setting for EB and an address in erasable memory, and write the contents of the GSE data busses into the addressed location. Then restore $b(B B)$, unless the location stored into is BB itself.

The manual override instructions can occur at any time because they are not obliged to preserve the state of the computer.

GOJ Go Jam 2 MCT
Set $c(Q)=b(Z)$;
Take next instruction from location 4000
and proceed from there.

TCSAJ Transfer Control to Specified $\quad 2$ MCT
Address Jam
Take next instruction from the location
whose address is on the Ground Support Equipment data busses, and proceed from there.

Address Constant Formats
The address constants available for Block II programming are considerably different than for Block I. A summary of them follows. The EBANK= code is also discussed.

| ADRES | Address |
| :--- | :--- |
| REMADR | Remote Address |
| GENADR | General Address |

Each of these codes creates a single precision constant word identical to the instruction word that would have resulted if the opcode had been TC. ADRES requires the location and address values to be in the same F - Bank if both are in F - Banks and to be in the same E - Bank if both are in E-Banks. REMADR requires the location and address values to be in different $F$ - Banks if both are in F - Banks and to be in different E-Banks if both are in E - Banks. GENADR doesn't care.

CADR FCADR (Fixed) Complete Address
These codes are synonymous. The address value must be in an F - Bank. The resulting single precision constant word equals the pseudoaddress value minus octal 10000. Bits 15-11 equal the F - Bank number and bits 10-1 equal the relative location of the address in that bank.

## ECADR

Erasable Complete Address
The address value must be erasable, 0000-3777, and the resulting single precision word equals the the eleven bit pseudo-address. Bits 15-12 $=0$.

EBANK= Erasable Bank Declaration
This code does not generate an AGC word. It informs the assembler of which E-Bank the programmer intends subsequent E-Bank addresses to be in. For basic instructions and interpretive address words, the assembler complains wherever an address is equivalent to a location in a different E-Bank. If the EBANK= code is followed by* a BBCON, 2 BCADR or $2 C A D R$ code, this EBANK = value is good only for that one subsequent code, and then the previous EBANK = setting is restored. This is called a "one-shot EBANK= declaration".

[^0]This code generates a single precision constant word intended as data to be placed in the BB central register. The address value must be a fixed mernory location or it must be equivalent to a valid F-Bank number, (range 0-27 now, 0-43 later). Fits 15-11 of the resulting word equal the address' bank number (fixed - fixed being banks 2 and 3). Bits 10-4 are zeros. Bito $\mathcal{j}-1$ equal the current $E B A N K=$ code.

## 2CADR 2BCADR Double Complete Address Including a BBCON

These codes are synonymous. This code is intended to be used as the operand of a DTCB (DXCH $Z$ ) instruction. Two constant words are generated by this code. The first word is formed under the rules for GENADR. If the address value is in fixed memory, the second word is formed under the rules for BBCON. For an erasable address the second word becomes 0000 x where $\mathrm{x}=$ the address' octal code EBANK number in the range $0-7$.

## 2FCADR

Double Complete Address Including an FCADR

This code's address value must be in fixed memory. The code is intended as an operand of a DTCF (DXCH FB) instruction. Two constant words are generated by this code. The first word is formed under the rules for FCADR, and second under the rules for GENADR. Exception: both words are GENADRs if address value is in fixed fixed.

## Control Pulse Definitions

To understand the control pulses and the pulse sequences, it is necessary to know the unaddressable central registers:

Memory Local Register
Bits 1 - 16
In an MCT in which erasable memory is cycled, the word from memory appears in $G$ by the 5 th microsecond (time 5 of 12 times) of the MCT. If it is left there through time 12 , it is
restored exactly as it was read out. If a new value is written into $G$ before time 10, that becomes the new value in the memory location. When fixed memory is cycled, the word appears in $G$ by time 7 .

WL $\quad$| Write Lines or Busses |
| :--- |
| These are the normal medium of communication among |

central registers, although some private lines exist.
B General Buffer Register Bits 1-16

The B register always holds the instruction word at the beginning of each instruction.

C Complement Output of B Bits 1-16
Not a separate storage. Each bit of C is the opposite of the corresponding bit of $B$.

Y Primary Adder Input Bits 1-16
Has conventional and doubling inputs.

X . Secondary Adder Input Bits 1-16
Fed by private line from $A$ and from constant
generators.

U
Adder Output
Bits 1-16
Exists as a function of $c(X)$ and $c(Y)$ - has no
storage of its own.

S
Address Selection Register Bits 1-12
Holds the address of a fixed memory location
from time 8 of the preceding MCT through time 7 of the current MCT, or holds (in bits $1-10$ ) the address of an erasable memory location from time 1 through time 7 of an MCT.

Holds the operation code during execution of each instruction. Bit 15 is the extracode bit. SQ is aided by a three-bit stage counter and two branch flip-flops. A stage counter value of 2 selects the standard fetch-next-instruction subinstruction, regardless of the c(SQ) and the branch bits. Sequence selection by $S Q$ is suppressed during counter interrupts by a signal called INKL.

| A 2 X | COPY AI-16 IMIC X - 16 PY PRIVATE LINF. |
| :---: | :---: |
| B15x | SET RIT 15 UF X TO 1. |
| Cl | INSFRT CARRY IMIO RIT 1 OF The ADDFR. |
| CLXC | CLFAR $x$ CONDITICNAL ON THE OLITCOME OF TSGU. $x$ is CLFARED IF BRI = O. USFD IN DIVIDE. |
| DVST | CAUSE DIVINE STAGING EY A SIMPLE RIULF. ALSO PFRMIT STAGING TO OCCIIR AT TIME3 OF DIVIUE CYCLES. |
| EXT | SET THF EXTEND FLIP FLOP. |
| G2LS | COPY G4-15,16,1 INTO L1-12,16,15. |
| KRPT | RESFT INTERRUIPT PRIORITY CELL. |
| 1.16 | SET RIT 16 OF L TO 1. |
| L2G0 | COPY LI-14.16 INTO G2-15:16-- Al. SO MCRO INTO G1. |
| MONEX | SET BITS 2-16 OF $\times$ TO ONES. |
| MOUT | negative ratf olitput plilse. |
| NEACOF | PERMIT END AROUND CARRY AFTER END OF MP3. |
| NEACON | INHIBIT FND AROUND CARRY UNTIL NEACOF. |
| NISQ | NEXT INSTRUCTION IS TO BE LOADED INTO SO. ALSO FREES CERTAIN RESTRICTIONS- DERMITS INCRFMENTS AND INTERRUPTS. |
| PIFL | WHEN LI5 = 1. BLOCK WRITING INTO YI ON A WYD. |
| PONEX | SET BIT 1 OF $\times$ TO 1. |
| POUT | POSITIVE RATF OUTPUT PULSE. |
| PTWOX | SET BIT ? OF X TO 1. |
| R15 | PLACE OCTAL 000015 ON WL'S. |


| R16 | PLACE OCTAI 177776 $=-1$ ON WL'S. |
| :---: | :---: |
| R6 | OLACE OCTAL OOOOO6 UN WRITE LJWES. |
| RA | READ A1-16 TC WLI-16. |
| RAD | PEAD ADDRESS OF NFXT CYCLE. THIS ADDEARS AT TWE END OF AN INGTRUCTION AND MORMALLY IS INTERPRETED AS RG. IF TWE MEXT INSTRUCTION IS TI RE A PSFUDO CNDF (INHINT OFELINT•EXTENDI. IT IS INSTEAD INTERPRETED AS RZ STZ. |
| RB | REAIS H1-16 10 WLI-16. |
| Rtil | PLACE OCTAL OOONOI ON THE WL'S. |
| R131F | PLACE OCTAL OOOOO1 ON THE WL'S CONDITIONAL ON THE OUTCOMF AF TSG!! RBIF IF BFI=1. |
| RB2 | PLACE OCTAL OOONO2 ON THE. WL'S. |
| RBBK | READ THE BH (BCTH RANK) CONFIGURATION ONTO THE WRITE LINES. 1.E. FB 9-11 TO WL 1-3 AND FB 11-14.16.16 TO WL $11-14,15,16$. |
| RC | READ THE CONTENT OF B INVERTED: Cl -15 TO WLl-1h. |
| RCH | PEAD THE CONTENT OF THE INPUT OR OUTPUT CHANNEL SPECIFIED RY THE CURRENT CONTENT OF S: <br> CHANNEL BITS $1-14$ TO WLI-14. AND BIT 16 TO WL15.16. CHANNELS 1 AND 2 READ AS RL AND RG. |
| RG | READ G1-16 TO WLI-16. |
| RL | READ L1-14 TO.WL-14. AND LIA TO WLI5 AND 16. |
| RLIORB | READ LOW 10 EITS OF B TO WL 1-10. |
| RQ | READ Q1-16 T0 WLI-16. |
| RRPA | READ THE ADDRESS OF THE HIGHEST PRIURITY INTERRUPT REQUESTED. |
| RSC | READ THE CONTENT OF CENTRAL STORE DEFINED BY THF ADDRFSS CURRENTLY IN S: CENTRAL STORE BITS 1-16 ARE COPIED TO WLI-16. |
| RSCT | READ THE ADURESS OF HIGHEST PRIORITY COUNTER REQUEST. |
| RSTRT | PLACE OCTAL DO4000 $=$ BLOCK 2 START ADDRESS ON WL'S. |
| RSTSTG | RESFT THF DIVIDE TO3 STAGING CONDITION. |
| RU | READ U1-16 TC WLI-16. |


| RUS | REAO UI-14 TC WLI-14. $\triangle$ NO 1115 TO NLI5 ANO 16. |
| :---: | :---: |
| R2 | READ 21-16 TO WL-16. |
| ST1 | SET STAGFI FliP FLQU NFXT T12. |
| ST2 | SET STAGF2 FIIP FLOP NFXT T17. |
| STAGF | EXECUTF GRFY-COUED STARE ADVANCE COMPUTED RY UVST. |
| TLIS | COPY L15 INTO HKI. |
| TMZ | TEST WLI-16 FOR ALL ONFS (-0). SET BR2 IF TRIJE. |
| TOV | TEST FOR + OR - OVERFLOW. SFT BRI. 2 TO OO IF NO OVFRFLOW. กI IF + OVERFLOW• 10 IF - OVERFLOW. |
| TPRG | TEST CONTENT OF $T$ FOR PLUS ZERO. IF TRUE SET RR?=1. |
| TRSM | TEST FOR RFSIIME ADDRESS ON INDEX. ST2 IF $(S)=0017$. |
| TSGN | TEST SIGN. COPY WI. 16 TO BRI. |
| TSGN2 | TEST SIGN. COPY WLI6 TO BR2. |
| TSGU | TEST SIGN: OF SUM (U). COPY (116 INTO BRL. |
| U2BBK | ADDER RITS 1-3 AND $11-14.16$ ARE TRANSFERRED INTO ERASABLE AND FIXED BANKS. THIS PULSF MAY BE INHIBITEN RY CTS SIGNAL MONWEK. |
| WA | CLFAR AND WRITE WLI-16 INTO Al-16. |
| WALS | CLEAR ANN WRITE INTO A1-14 FROM WL3-16. CLEAR AND WRITE INTO LI3.14 FROM WLI.2. CLEAR AND WRITE INTO A15.16 FPOM G16 (IF G1=0) OR FROM WLI6 (IF Gl=1). |
| W 6 | CLEAR AND WKITE WLI-16 INTO RI-16. |
| WCH | CLEAR AND WRITE WLI-14.16.PARITY INTO CHANNEL BITS 1-14.16.PARITY. CHANNELS 1 AND 2 WRITE AS WL AND WO. THE CHANAEL TO BE LOADED IS SPECIFIED BY THE CURRENT CONTFNT OF $S$. |
| WG | CLFAR AND WRYTE WLI-16 INTO C1-16 FXCEPT FOR ADDRFSSES OCTAL 20-23. WHICH CAUSE EDITING. |
| W'L | CLEAR AND WRITE WLI-16 INTO L.1-16. |

```
CONTROL. PUISF DEFINITIONS
```



* these pulses dn not appear in the pulse seouences.
OP CODF EXT SOIG•I4-10 OPERATION

| TC | 0 | 000 |  |
| :--- | :--- | :--- | :--- |
| CCS | 0 | 001 | 00 |
| TCE | 0 | 001 | 01 |
| TCF | 0 | 001 | 10 |
| TCF | 0 | 001 | 11 |
| OAS | 0 | 010 | $0 n$ |
| LXCH | 0 | 010 | 01 |
| INCR | 0 | 010 | 10 |
| ADS | 0 | 010 | 11 |
| CA | 0 | 011 |  |
| CS | 0 | 100 |  |
| INDEX (NDX) | 0 | 101 | 00 |
| OXCH | 0 | 101 | 01 |
| TS | 0 | 101 | 10 |
| XCH | 0 | 101 | 11 |
| AD | 0 | 110 |  |
| MASK (MSK) | 0 | 111 |  |

```
TKA"ISFER CONTROL AFD HSE|DON-CONES
*
CUUNT, COMDARE, ANND SKIP
TKAMSFFR CONTROL TO FIXEN
    " " " "
NUL'BLE MRECISION ADU TO STORAGE
L EXCHANGE WITH MEMORY
INCPEMENT MEMORY
ADD TO STORAGE
CLEAR AND ADD
CLEAR AND SUBTRACT
INDEX NEXT INSTRUCTION (INDEX 17=RFSIJME)
NOURI_E PRECISION EXCHANGF WITH MFMORY
TRANSFFR TO STORAGE
FXCHANGE W!TH MENIORY
ADD
MASK ("AND" TO A)
```

PEAC FROM CHANNEL
WKITF IN CHANNEL
PEAD. "AND" TO A
WRITE. "AND" TO CHANNEI
PEAD. "OR" TO A
WKITE, "OR" TO CHANNFL
READ. EXCLIISIVE "OR" TO A
ED SMALLY'S OWN RUPT ORDFR
DIVIDE
PRANCH ON ZERO TO FIXED
MODULAR SURTRACT
O EXCHANGE WITH MEMORY
AUGMENT MEMORY
DIMINISH MEMORY
DOUBLE PRECISION CLEAR AND ADD
DOLIBLE PRECISION CLEAR AND SUBTRACT
INDEX NEXT EXTRACODE INSTRUICTION
SUBTRACT
RRANCH ON Z.ERO OR MINUS TO FIXED
" " " " " " " "
MULTIPLY

* DSFUDO-CODESI RELINT $=$ TC ONO3, INHINT $=T C$ 0004, EXTEND $=$ TC 0006.
THF TC OPERATION CODE IS SHARED RY THE NON-PROGRAMMARLE SEQUFNCES
GOJ1 (FOLLOWED BY TCO) AND TCSAJ3 (FOLLOWED BY STD2).


## pulse sfnuentes

## TCO

| 1. | RR WYI CI |
| :--- | :--- |
| 2. | RSC WG NISO |
| 3. | RZ WQ |
| 6. | RU WZ |
| 8. | RAD WR WS |
| GOJ1 |  |
| 2. |  |
| 8. | RSC WG |

TCSA. 13

| 2. | RSC WG |
| :--- | :--- |
| 8. | $W S W Z S T 2$ |

CCSO

| 1.2.5. |  | RI 10日R WS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | RSC | WG |  |  |
|  |  | RG | WB $T$ | TSGN TMZ | TP7 |
| 7. | 00 | R2 | WY12 |  |  |
| 7. | 01 | R2. | WY12 | 2 PONFX |  |
| 7. | 10 | R7 | WY12 | 2 PTWOX |  |
| 7. | 11 | R2 | WY12 | 2 PONFX | PTWCX |
| 8. |  | RU | WZ | WS |  |
| 9. |  | RR | WG |  |  |
| 10. | 00 | RR | WY M | MONFX CI | 5 T 2 |
| 10. | $\times 1$ | WY | ST2 |  |  |
| 10. | 10 | RC | WY M | MONFX CI | ST? |
| 11. |  | RIJ | WA |  |  |

TCFO

| 1. | RR WY12 CI |
| :--- | :--- |
| 2. | RSC WG NISO |
| 6. | RU WZ |
| 8. | RAD WR WS |

```
pULSE SfoufNCES
```

DASO

| 1. | RIIOBR WS | WYI2 Mnnex Cl |
| :---: | :---: | :---: |
| 2. | RSC NG |  |
| 3. | RA WB |  |
| 4. | RI. WA |  |
| 5. | RU WL |  |
| 6. | RG WY A P |  |
| 7. | RR WA |  |
| 8 。 | RL WB |  |
| 9. | RLI WSC WG | TOv |
| 10. 00 | RA WY STI |  |
| 10. 01 | RA WY STI | PONEX |
| 10. 10 | RA WY STl | MnNEX |
| 10. 11 | RA WY STl |  |

DAS1

| 1. | RLIOBR WS |
| :---: | :---: |
| 2. | RSC WG |
| 3. | RU WA |
| 5. | RG WY A ${ }^{\text {P }}$ |
| 6. | RU WG WSC TOV |
| 7. 00 | WA |
| 7. 01 | WA RBl |
| 7. 10 | WA RIC |
| 7. 11 | WA |
| 8. | RZ WS ST2 |
| 9. | RC TMZ |
| 10. $\times 0$ | WL |
| 11. $\times 1$ | RU WA |

LXCHO

| 1. | RL1OBB WS |
| :--- | :--- |
| 2. | RSC WG |
| 3. | RL WB |
| 5. | RG WL |
| 7. | RR WSC WG |
| 8. | RZ WS ST2 |

INCR

| 1. | RLIOBE WS |
| :--- | :--- |
| 2. | RSC WG |
| 5. | RG WY TSGN TMZ TPZG |
| 6. | PONEX |
| 7. | RU WSC WG WOVR |
| 8. | RT WS ST2 |

## PUL SF SFRUENCES

ADSO

| 1. |  |  | OBE |
| :---: | :---: | :---: | :---: |
| 2. |  |  | WC |
| 5. |  | RG | WY |
| 6. |  | RU | WSC |
| 7. | 00 | Wa |  |
| 7. | 01 | WA | Pbl |
| 7. | 10 | WA | R1C |
| 7. | 11 | WA |  |
| 8. |  | Q2 | WS |
| 9. |  |  | TMZ |
| 11 |  |  |  |

CAO
20
7.
8.
9.
10.

RSC WG
7. RG WB
8.

RZ WS ST2
10.

RP WG

C50

| 2. | RSC WG |
| :--- | :--- |
| 7. | RG WB |
| 8. | RZ WS ST2 |
| 9. | RB WG |
| 10. | RC WA |

ND×O

| 2. | RSC WG |
| :--- | :--- |
| 50. | TRSM |
| 7. | $R G W E$ |
| 8. | $R Z W S$ |
| 9. | RB WG |
| 10. | $S T 1$ |

NDX1

| 1. | RZ WY1? Cl |  |  |
| :---: | :---: | :---: | :---: |
| 2. | RSC | W | N |
| 3. | RR | WZ |  |
| 4. | RA | WB |  |
| 5. | RZ | WA |  |
| 6. | RLI | W? |  |
| 7. | RG | W' | A2 |
| 8. | RU) | WS |  |
| 9. | RR | WA |  |
| 10. | RII | WB |  |

RSM3

| 1. | R15 WS |
| :--- | :--- |
| 2. | RSC WG NISO |
| 5. | RG WZ |
| 6. | RR WG |
| R. | RAD WR WS |

DXCHO

| 1. | RLIOBB WS WYI2 MONEX CI |
| :--- | :--- |
| 2. | RSC WG |
| 30. | RL WB |
| 5: | RG WL |
| 7. | RE WSC WG |
| 8. | RU WS WR |
| 10. | ST1 |
| DXCH 1 |  |


| 1. | RLIOBR WS |
| :--- | :--- |
| 2. | RSC WG |
| 3. | RA WB |
| 5. | RG WA |
| 7. | RR WSC WG |
| 8. | RZ WS ST2 |

## PUL.SF SFOUENCES

TSO

| 1. |  | RI LOBR Wis |
| :---: | :---: | :---: |
| 2. |  | RSC WG |
| 3. |  | RA WB TIV |
| 4. | no | RZ KYY'? |
| 4. | 01 | RZ WY12 Cl |
| 4. | 10 | RZ WYI? CI |
| 4. | 11 | R7 WYI 2 |
| 5. | 01 | RR1 WA |
| 5. | 10 | R1C WA |
| 6. |  | RUW W |
| 7. |  | RR WSC WG |
| 8. |  | R7. WS ST2 |

X © HO

| 1. | RLLOUR WS |
| :--- | :--- |
| 2. | RSC WG |
| 3. | RA WG |
| 5. | RG WA |
| 7. | RR WSC WG |
| 8. | RZ WS ST2 |

ADO

| 2. | RSC WG |
| :--- | :--- |
| 7. | RG WB |
| 8. | RZ WS ST2 |
| 9. | RB WG |
| 10. | RR WY A $X$ |
| 11. | RU WA |

MSKO

| 2. | RSC WG |
| :--- | :--- |
| 3. | RA WB |
| 4. | RC WA |
| 7. | RG WB |
| 8. | RZ WS ST2 |
| 9. | RU WY WB |
| 10. | RC WA |

## pulse sfoufnces

READO

| 1. | RLIOBR WS |
| :--- | :--- |
| 2. | RA WB |
| 3. | WY |
| 4. | RCH WR |
| 5. | RR WA |
| 6. | RA WB |
| R. | RZ WTS $5 T 2$ |

WRITEO

| 1. | RLIOBR WS |
| :--- | :--- |
| 2. | RA WB WG |
| 3. | WY |
| 4. | RCH WR |
| 5. | RA WCH |
| 6. | RA WB |
| 8. | RZ WS $5 T 2$ |

RANDC

| 1. | RLIOBB WS |
| :--- | :--- |
| 2. | RA WB |
| 3. | RC WY |
| 4. | RCH WR |
| 5. | RC RU WA |
| 6. | RA WB |
| 7. | RC WA |
| 8. | RZ WS ST2 |

WANDO

| 1. | RL. 108 B W |
| :---: | :---: |
| 2. | RA WB |
| 3. | RC WY |
| 4. | RCH WB |
| 5. | RC RU WA |
| 6. | RA WE |
| 7. | RC WA WCH |
| 8. | RZ WS ST2 |

## PULSF SFSUFNCES

RORO

| 1. | RI LOBR WS |
| :--- | :--- |
| 2. | $R A W B$ |
| 3. | $R R W Y$ |
| 4. | $R C H W R$ |
| 5. | $R A R U W A$ |
| 6. | $R A W B$ |
| A. | $R Z W S S T 2$. |

WORO

1. RLIOBR WS
2. 
3. 
4. 
5. 
6. 

8 .
RA WB
RR WY
RCH WR
RR RU
RA WB
RZ WS ST2
RXORO

| 1. | RLIOBR WS |
| :---: | :---: |
| $2 \cdot$ | RA WB |
| 3. | RC RCH WY |
| 4. | RCH WB |
| 5. | RA RC WG |
| 7. | RG WE |
| 8 。 | R2 WS ST2 |
| 9. | RC WG |
| 10. | RI! WB |
| 11. | RC RG WA |

RUPTO

| 1. | R15 WS |
| :--- | :--- |
| 2. | RSC WG |
| 9. | RZ WG |
| 10. | ST1. |

RUPT!

| 1. | R15 RR2 WS |
| :--- | :--- |
| 2. | RSC WG |
| 3. | RRPA WZ |
| 8. | RZ WS ST2 |
| 9. | RB WG KRPT |

DVO

| 1． |  | RA WE TSGN TMZ |
| :--- | :--- | :--- |
| 2． | OX | RC WA TMZ DVST |
| 2． | $1 \times$ | OVST |
| 3． |  | RU WB STAGE |

DV1

| 4. | xo | RI | WH |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4. | $\times 1$ | Fl | WE | TSGN |  |  |
| 5. | $0 \times$ | RR | WY | 815X |  |  |
| 5. | $1 \times$ | RC | WY | 815X | 216 |  |
| 6. |  | RU | WL | TOV |  |  |
| 7. |  | RG | RSC | WB | TSGN |  |
| 8. | xo | RA | WY | PONE |  |  |
| 8. | $\times 1$ | RA | WY |  |  |  |
| 9. | $0 \times$ | RR | WA |  |  |  |
| $9 \cdot$ | $1 \times$ | RC | WA | 215 |  |  |
| 10. |  | RU | WB |  |  |  |
| 11. |  | RL | WYD |  |  |  |
| 12. |  | RI |  |  |  |  |
| 1. |  |  | G | PB WYD | A 2 X | PJFI |
| 2 。 | 0 x | RG | WL | TSGU | DVST | $\mathrm{Cl} \times$ ¢ |
| 2. | $1 \times$ | RG | WL | TSGU | DVST | RR1F |
| 3. |  | RI | WB | STAG |  |  |

DV3

| 4. |  | L2GD RB WYD A $2 X$ | PIFL |
| :---: | :---: | :---: | :---: |
| 5. | $0 \times$ | RG WL TSGU CIXC |  |
| 5. | $1 \times$ | RG WL TSGU RBIF |  |
| 6. |  | RU WB |  |
| 7. |  | L2GD RB WYD A2X | PPFI． |
| 8 • | $0 \times$ | RG WL TSGU CLXC |  |
| 8. | $1 \times$ | RG WL TSGU R⿴\zh11⿰ |  |
| 9. |  | RU WB |  |
| 10. |  | L2GD RA WYD A2X | PYFL |
| 11. | $0 x$ | RG WL TSGU CLXC |  |
| 11. | $1 \times$ | RG WL TSGU RBIF |  |
| 12. |  | RU WB |  |
| 1. |  | LZGD RB WYD A2X | PIFL |
| 2. | $0 \times$ | RG WL TSGU DVST | $\mathrm{Cl} \times \mathrm{C}$ |
| 2. | 1 x | RG WL TSGU DVST | RR1F |
| 3. |  | RU WB Stage |  |

## PULSE SFOUENCES

## DV7

| 4. |  | LTGD | RR WYD | A2x | PIFL． |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 5. | 0x | RG WL | TSGU | $\mathrm{Cl} \times \mathrm{C}$ |  |
| 5. | 1 x | RG WL | TSGU | RHIF |  |
| 6. |  | R11 WE |  |  |  |
| 7. |  | L2GD | RE WYD | A $2 x$ | PPFL |
| 8. | $0 x$ | RG WL | TSGU | Cl．XC |  |
| 8. | 1 x | RG WL | TSGU | RHIF |  |
| 9. |  | RU WB |  |  |  |
| 10. |  | L2G0 | RB WYO | A2X | PIFI |
| 11. | $0 x$ | RG WL | TSGU | CLXC |  |
| 11. | $1 \times$ | RG WL | TSGU | RBIF |  |
| 12. |  | RU WB |  |  |  |
| 1. |  | L2GD | RB WYO | A2X | PIFL |
| 2 。 | $0 \times$ | RG WL | TSGU | DVST | CI． XC |
| 2. | $1 \times$ | RG WL | TSGU | DVST | RR1F |
| 3. |  | R！WB | STAGE |  |  |

DV6

| 4. |  | L2GD | RB WYD A2X | PIFL |
| :---: | :---: | :---: | :---: | :---: |
| 5. | $0 \times$ | RG WL | TSGU CI．XC |  |
| 5. | 1 x | RG WL | TSGU RBIF |  |
| 6. |  | RU WB |  |  |
| 7. |  | L？GD | RE WYD A2X | PIFL |
| 8. | $0 \times$ | RG WL | TSGU CLXC |  |
| 8. | 1 x | RG WL | TSGU RBIF |  |
| 9. |  | RU WB |  |  |
| 10. |  | L2GD | RB WYD A2X | PIF |
| 11. | $0 \times$ | RG WL | TSGU CLXC |  |
| 11. | 1 x | RG WL | TSGU RBIF． |  |
| 12. |  | RU WB |  |  |
| 1. |  | L2GD | RB WYD A 2 X | PIFl |
| 2 。 | 0 x | RG WL | TSGU DVST | CLXC |
| 2 。 | 1 x | RG WL | TSGU DVST | RR1F |
| 3. |  | RU WB | STAGE |  |

DV4

| 3． |  | RU WB STAGE |
| :--- | :--- | :--- |
| 4． |  | L2GD RB WYD A2X PYFI． |
| 5． | OX | RG WB WA TSGU CLXC |
| 5． | $1 \times$ | RG WB WA TSGU RRIF |
| 6． |  | RZ TOV |
| 7． | 01 | RC WA |
| 7． | $1 \times$ | RC WA |
| 8． |  | RZ WS ST2 TSGN RSTSTG |
| 9． | RU WB WL． |  |
| 10．0X | RC WL |  |


| 1. |  | RA WG TSGN TMZ |
| :---: | :---: | :---: |
| 2. |  | TPZG |
| 3. |  | RSC wG |
| 5. | $\times 1$ | RR WY12 CI |
| 6. | $\times 1$ | RU1 WZ |
| 8. | $\times 0$ | R7. WS ST 2 |
| 8. | $\times 1$ | RAD WB WS NISO |

MSUO
10
20
50
60
70
$8 \cdot$
$90_{0}$
10.
RL 1 OBE WS
RSC WG
RG WB
RC WY CI A XX
RUS WA TSGN
RT WS STZ
RR WG
RA WY MONEX
RUS WA

OXCHO

| 1. | RI. $10 B R$ WS |
| :--- | :--- |
| 2. | RSC WG |
| 3. | RD WB |
| 5. | RG WQ |
| 7. | RR WSC WG |
| 8. | RZ WS ST2 |

AUGO



## PULST GFQUFNCES

## DCAD

| 1. | RR WY 12 MONFX C1 |
| :--- | :--- |
| 2. | RSC ${ }^{N G}$ |
| 7. | RG WB |
| 8. | RU WS |
| 9. | RF WG |
| 10. | RRWL ST1 |

DCA1

| 2. | RSC WG |
| :--- | :--- |
| 7: | RG WUS |
| $8 \cdot$ | RZ WS ST2 |
| 90. | RR WG |
| 10. | RR WA |

DCSO

| 1. | RR WY12 M |
| :---: | :---: |
| 2. | RSC WG |
| 7. | RG WH |
| 8 。 | RUI WS |
| 9. | RB WG |
| 10. | RC WL ST! |

DCS 1

| 2. | RSC WG |
| :--- | :--- |
| 7. | RG WG |
| 8. | RZ WS ST2 |
| 9. | RR WG |
| 10. | $R C$ WA |

## NDXXO

| 2. | RSC WG |
| :--- | :--- |
| 7. | RG WG |
| 8. | R7 WS |
| 90. | RE WG |
| 10. | $S T 1$ |
| NDXXI |  |


| 1. |  | WY1 | 7 Cl |
| :---: | :---: | :---: | :---: |
| 2. | RSC | WG | N150 |
| 3. | KB | WZ |  |
| 4. | RA | WH |  |
| 5. | KZ | WA |  |
| 6. | RU | WZ |  |
| 7. | RG | WY | A 2 X |
| 8. | RU | WS |  |
| 9. | RR | WA |  |
| 10. | RU | WB | EXT |

## suo

| 2. | RSC WG |
| :--- | :--- |
| 7. | RG WB |
| 8. | RZ WS ST2 |
| 9. | RR WG |
| 10. | RC WY A2X |
| 11. | RU WA |

BZMFO

| 1. |  | RA WG TSGN TMZ |
| :--- | :--- | :--- |
| 2. |  | TPZG |
| 3. |  | RSC WG |
| 5. | 01 | RR WY12 CI |
| 5. | 10 | RE WY12 CI |
| 5. | 11 | RR WY12 CI |
| 6. | 01 | RU WZ |
| 6. | 10 | RU WZ |
| 6. | 11 | RU WZ |
| 8. | 00 | RZ WS ST2 |
| 8. | 01 | RAD WR WS NISO |
| 8. | 10 | RAD WR WS NISO |
| 8. | 11 | RAD WB WS NISO |

MPN


RSC WG
RA WB TSGN
RR WL
RC WL
RG WH TSGN2
RZ WS
RR WY
RR WY CI
RC WY CI
RC WY
RU WB TSGN STI NEACON
WA
WA RBI RIC 116
MP 1

| 1. | 219 |  |
| :---: | :---: | :---: |
| 2. | ZAP |  |
| 3. | 210 |  |
| 4. | 2AP |  |
| 5. | 219 |  |
| 6. | 2AP |  |
| 7. | 21P |  |
| 8. | ZAP |  |
| 9. | 21P |  |
| 10. | ZAP | ST1 ST2 |
| 11. | Z1P |  |

MP3

| 10 |  |
| :--- | :--- |
| 20 |  |
| 30 |  |
| 40 |  |
| 50 |  |
| 60 |  |
| 70 | $1 x$ |
| 80 |  |
| 90 |  |
| 10. |  |
| 110 | $1 x$ |

STD2

| 1. | RZ WY12 CI |
| :--- | :--- |
| 2. | RSC WG NISO |
| 6. | RU WZ |
| B. | RAD WB WS |

```
PULSF SFQUFNCEG
```

PINC

| 1. | RSCT WS |
| :--- | :--- |
| 2. | RSC WG |
| 5. | RG WY TSGN TMZ TPIG |
| 6. | PNIFX |
| 7. | RU WSC WG WOVR |
| R. | RB WS |

PCDU
RSCT WS
RSC WG
RG WY TSGN TMZ TPTG
CI
RIIS WSC WG WOVR
RR WS
MINC
10
20
$50^{\circ}$
$60^{\circ}$
8.
RSCT WS
RSC WG
RG WY TSGN TMZ TPZG
MONEX
RU WSC WG WOVR
RR WS
MCDU
10
20
50
60
70
$8 \cdot$
DINC


```
PULSE SFQUENCES
```

SHINC

| 1. | RSCT W:S |
| :--- | :--- |
| 2. | RSC WG |
| 50 | RG WYD TSGN |
| 7. | RGS WSC WG WOVR |
| 8. | RR WS |
| SHANC |  |
| 1. |  |
| 2. | RSCT WS WG |
| 5. | RG WYD TSGN CI |
| 7. | RUS WSC WG WOVR |
| 8. | RE WS |
| INOTRD |  |


| 1. | WS |
| :--- | :--- |
| 2. | RSC WG |
| 5. | RCH |
| 8. | RR WS |

INOTLD

| 1. | WS |
| :--- | :--- |
| 2. | RSC WG |
| 5. | RCH |
| 7. | WCH |
| 8. | RR WS |

## PULSE SFQUFNCES

## FETCHO

| 1. | RG WS |
| :--- | :--- |
| 2. | RSC WG WY STI |
| 4. | WSC |
| 8. | WS |

FETCHI

| 2. | RSC WG |
| :--- | :--- |
| 7. | RG |
| 8. | RR WS U2ABK |
| 10. | RRHK |

10. 

RRijk
STORFO

| 1. | RA WS |
| :--- | :--- |
| 20 | RSC WG WY STI |
| 40 | WSC W W |
| 80 | WS |
| STORE |  |


| 2. | RSC WG |
| :--- | :--- |
| 40 | WSC |
| 7. | RG |
| 8. | RR WS $1: 28 B K$ |
| 9. | WG |
| 10. | RRESK |

AGC BLOCK II MEMORY ORGANIZATION AND ADDRESSING


| PSEUDO 70000 <br> FCADR 60000 <br> EXT FB SREG 0 | $\xi$ | PSEUDO 106000 <br> FCADR 76000 <br> EXT FB SREG 0372000 | PSEUDO 110000 <br> FCADR 60000 <br> EXT FB SREG 1302000 | $\{$ | PSEUDO 11600 <br> FCADR 0500 <br> EXT FB SREG 133200 |
| :---: | :---: | :---: | :---: | :---: | :---: |

"SUPER BANK 0
'SUPER BANK I'

- NOT PrFferred
apollo
- OCTAL WORD COUNT ADdRESSABLE WITHOUT CHANGING ANY BANK BITS.
M.I.T. INSTRUMENTATION LABORATORY


[^0]:    * "followed by" means with no instructions, interpretive opcode words, or address constants intervening.

