# Massachusetts Institute of Technology <br> Instrumentation Laboratory <br> Cambridge, Massachusetts 

TO: AGC4 Distribution
FROM: Hugh Blair-Smith
DA TE: September 30, 1965, Revised June 1, 1967
SUBJECT: AGC4 MEMO \# 9 - Block II Instructions

## TABLE OF CONTENTS

Introduction ..... 2
Memory ..... 3
Basic Instructions ..... 3
Extracode Instructions ..... 11
Implied-Address Codes ..... 15
Unprogrammed Sequences ..... 21
Address Constant Formats ..... 25
Control Pulse Definitions ..... 27
Condensed List of Programmable Instructions ..... 34
Pulse Sequences ..... 35

## Introduction

This document supercedes all revisions of and appendices to AGC4 Memo \# 8, "Block II Instructions, Revised". The format has been changed to include more information for YUL-language programmers and to include the engineering details formerly relegated to appendices. A new descriptive section on unprogrammed sequences has been added.

Some confusion has arisen about the nature of channel numbers or addresses. Channel addresses should be used just like memory addresses in programming, that is, regarding the channels as a third category of memory, distinct from E and F . The fact that the numbers used as channel addresses coincide with some of the numbers used as memory addresses should cause no confusion, because the addresses in In/Out instructions are always channel addresses, and the addresses in other instructions are always memory addresses. In fact, the coincidence is put to good use: the L register is accessible both at memory address 0001 and at channel address 01.

In YUL language, symbols may be equated to channel addresses as well as memory addresses. The only distinction made by the assembler is that addresses of In/Out instructions have a theoretical maximum of 777 .

## Memory

Block II differs significantly from Block I in register and memory layout and in addressing. The LP register has been renamed L because it is a lower accumulator in every sense. The IN and OUT registers no longer have addresses in memory, but are referenced with 9-bit channel addresses by the seven input/output instructions (code 10). Channel assignments are given in Digital Development Memo \# 254, Revision A (Sept. 7, 1965). Figures 1 and 2 show the arrangement of addresses. The erasable bankis use local addresses 1400-1777. The fixed banks use local addresses 2000-3777. Figure 3 explains the bank-switching and editing registers.

## Basic Instructions

Figure 4 shows the relationships among the operation codes, with alternate spelling in brackets. Subscripts are running times, in MCT; EXTEND time of 1 MCT is not included in extracode times.

Code 00. I: TC K Transfer Control 1 MCT
$K \neq 3,4,6 \quad$ Set $c(Q)=T C I+1$;
Take next instruction from $K$ and proceed from there.
Remarks: Alternate spelling is TCR, for Transfer Control setting up Return.

ARRANGEMENT OF ADDRESSES

| OCTAL PSEUDOADDRESS | $\begin{aligned} & \text { REGISTER } \\ & \text { NAME } \end{aligned}$ | REMARKS | TY PE |
| :---: | :---: | :---: | :---: |
| 00000 | A |  |  |
| 00001 | L | (also channel 01) |  |
| 00002 | Q | (also channel 02) |  |
| 00003 | EB | Erasable Bank Register | Flip-flop |
| 00004 | FB | Fixed Bank Register | registers |
| 00005 | Z |  |  |
| 00006 | BB | Both Bank Registers |  |
| 00007 | -- | Zeros |  |
| 00010 | ARUPT | x RUPT = Storage for x |  |
| 00011 | LRUPT | during Interrupt; |  |
| 00012 | QRUPT | ZRUPT \& BRUPT stored |  |
| 00013 | (spare) | automatically. |  |
| 00014 | (spare) |  |  |
| 00015 | ZRUPT |  | 2040 words |
| 00016 | BBRUPT |  | of Erasable |
| 00017 | BRUPT | (RIP) |  |
| 00020 | CYR | Cycle Right 1 Bit |  |
| 00021 | SR | Shift Right 1 Bit |  |
| 00022 | CYL | Cycle Left 1 Bit |  |
| 00023 | EDOP | Edit (Polish) Opcode |  |
| 00024-00057 | Counters |  |  |
| 00060-01377 | Unswitched |  |  |
| 01400-03777 | 5 Erasable | @ 256 words (See Fig. 2) |  |
| 04000-up | Fixed (See |  | Fixed |

Fig. 1

Fixed and Firasable Bank-Switching
(Fig. 2)

| Octal Pseudo- <br> Address | Memory Type | Erasable <br> Bank Reg. | Fixed Bank Reg. | Fixed Extension bits ( $7,6,5$ of channel 7) | S-Reg. Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00000-01377 | (Note 1) | x | xx | ( | 0000-1377 |
| 00000-00377 | (Note 1) | 0 | x x | x | 1400-1777 |
| 00400-00777 | Unswitched E | 1 | x x | x | 1400-1777 |
| 01000-01377 | Unswitched E | 2 | x x | x | 1400-1777 |
| 01400-01777 | Switched E | 3 | x $x$ | x | 1400-1777 |
| 02000-02377 | Switched E | 4 | x x | x | 1400-1777 |
| 02400-02777 | Switrhed F | 5 | xx | x | 1400-1777 |
| 03000-03377 | Switched E | 6 | x x | x | 1400-1777 |
| 03400-03777 | Switched E | 7 | xx | x | 1400-1777 |
| 04000-07777 | Fixed-fixed | x | xx | x | 4000-7777 |
| 10000-11777 | Common fixed | x | 00 | x | 2000-3777 |
| 12000-13777 | Common fixed | x | 01 | x | 2000-3777 |
| 04000-05777 | Fixed-fixed | X | 02 | x | 2000-3777 |
| 06000-07777 | Fixed-fixed | x | 03 | x | 2000-3777 |
| 20000-21777 | Common fixed | X | 04 | x | 2000-3777 |
| 22000-23777 | Common fixed | x | 05 | x | 2000-3777 |
| -- and so on through: |  |  |  |  |  |
| 64000-65777 | Common fixed | $x$ | 26 | x | 2000-3777 |
| 66000-67777 | Common fixed | x | 27 | x | 2000-3777 |
| 70000-71777 | Super-bank 3 | x | 30 | 3* | 2000-3777 |
| 72000-73777 | Super-bank 3 | x | 31 | 3* | 2000-3777 |
| -- and so on through: |  |  |  |  |  |
| 106000-107777 | Super-bank 3 | x | 37 | 3* | 2000-3777 |
| 110000-111777 | Super-bank 4 | x | 30 | 4 | 2000-3777 |
| 112000-113777 | Super-bank 4 | x | 31 | 4 | 2000-3777 |
| 114000-115777 | Super-bank 4 | x | 32 | 4 | 2000-3777 |
| 116000-117777 | Super-bank 4 | x | 33 | 4 | 2000-3777 |

(Note 1) Flip-flop central registers, counters, and unswitched erasable. Central and special-purpose registers will be accessed as E-bank 0 only under exceptional circumstances.

* Any value $0-3$ is $O K$. 3 is conventional.

BANK-SWITCHING AND EDITING REGISTERS


A bank number written into EB or FB is automatically available at BB.
Information written into BB is automatically available at EB and FB.

EDITING REGISTER TRANSFORMATIONS
(bit positions)
0020 CYR
0021
0022
0023

SR
CYL
EDOP

151413121110090807060504030201
011514131211100908070605040302
$\begin{array}{llllllllllll}15 & 15 & 14 & 13 & 12 & 11 & 10 & 09 & 08 & 07 & 06 & 05 \\ 04 & 02\end{array}$
141312111009080706050403020115
-- -- -- -- -- -- -- -- 14131211100908

Fig. 3


Fig. 4

Code 00. I: TC K (Special Cases of TC)
1 MCT
$K=3,4$, or 6
Set indicator specified by K;
Take next instruction from $I+1$.
Remarks: TC 3 = RELINT (allow interrupt),
TC $4=$ INHINT (inhibit interrupt),
TC 6 = EXTEND (set extracode switch).

The extracode switch causes the next instruction to be an extracode. Any extracode except INDEX resets the switch. Interrupt is inhibited while the switch is on.

Code 01. I: CCS K Count, Compare and Skip 2 MCT
QC0 $\quad$ Set $c(A)=\operatorname{DABS}[b(K)]$;
Set $c(K)=b(K)$, re-editing if $K$ is 0020-0023.
Take next instruction from $I+1$ if $b(K)>+0$;

$$
\text { from } I+2 \text { if } b(K)=+0 ;
$$

from $I+3$ if $b(K)<-0$;
from $I+4$ if $b(K)=-0$.
Remarks: The Diminished Absolute Value of an integer $\mathbf{x}$
is:

$$
\operatorname{DABS}(x)= \begin{cases}|x|-1 & \text { if }|x|>1 \\ +0 & \text { if }|x| \leq 1\end{cases}
$$

Code 01. I : TCF K Transfer Control to Fixed 1 MCT QC1-3 Take next instruction from $K$ and proceed from there.

Remarks: QC n denotes Quarter Code n, where n is bits 12 and 11 of the instruction word.

Code 02. I: DAS K Double Add to Storage 3 MCT QC $0 \quad$ Set $c(K, K+1)=b(A, L)+b(K, K+1)$, re-editing if $K$ or $K+1$ is 0020-0023;

If $K \neq 0$, Set $c(L)=+0$ and $\operatorname{set} c(A)=$ net overflow;
Take next instruction from $I+1$.
Remarks: If positive (negative) overflow resulted from the double precision addition as a whole, the net overflow is $+1(-1)$, otherwise it is +0 . Notice that DAS A doubles the contents of the double precision accumulator - implied address code DDOUBL assembles as DAS A. Since the
hardware must operate on the low-order operands first, consider DAS as the operation code 20001, to which the addross $k$ is added to form the instruction.

| Code 02. | I: LXCH $K \quad$ Exchange $L$ and $K$ | 2 MCT |
| :--- | :--- | :--- |
| QC1 | Set $c(L)=b^{\prime}(K) ;$ |  |
|  | Set $c(K)=b(L)$, re-editing if $K$ is $0020-0023 ;$ |  |
|  | Take next instruction from $I+1$. |  |
|  | Remarks: The prime indicates overflow correction. |  |

Code 02. I: INCR K Increment 2 MCT
QC2 $\quad$ Set $c(K)=b(K)+1$, re-editing if $K$ is $0020-0023$;
Take next instruction from $\mathrm{I}+1$.
Remarks: INCR and two other codes, AUG and DIM, are slightly modified counter-increment sequences. Accordingly, if one of this group overflows when addressing a counter for which overflow during involuntary incrementing is supposed to cause an interrupt, the interrupt will happen. This is true also for chain-reaction increments like $T_{2}$, which is incremented after an overflow of $T_{1}$. It should be noted that all these three instructions, unlike the increment sequences, always operate in ones complement, even when addressing CDU counters.

Code 02. I: ADS K Add to storage 2 MCT
QC3
Set $c(A), c(K)=b(K)+b(A)$, re-editing if $K=0020-0023$;
Take next instruction from $\mathrm{I}+1$.
Code 03. I: CA K Clear and Add 2 MCT
Set $c(A)=b(K)$;
Set $c(K)=b(K)$, re-editing if $K$ is 0020-0023;
Take next instruction from $I+1$.
Remarks: Alternate spelling CAF is permitted when referring to fixed memory; alternate spelling CAE is permitted when referring to erasable memory.

Code 04.
I: CS K Clear and Subtract
Set $c(A)=-b(K)$;
Set $c(K)=b(K)$, re-editing if $K$ is $0020-0023$;
Take next instruction from $I+1$.

Code 05. I: INDEX K Index Next Instruction 2 MCT
QC0
Set $c(K)=b(K)$, re-editing if $K$ is 0020-0023;
$K \neq 0017$ Use $[b(K)+c(I+1)]$ as the next instruction.
Remarks: The prime indicates overflow correction.
Code 05. I: INDEX 0017 Resume Interrupted Program 2 MCT
QC0
$K=0017$
Set $c(Z)=c(0015)$
Use c(0017) as the next instruction.
Remarks: The implied-address code RESUME assembles as
INDEX 17.
Code 05.
I: DXCH K Double Exchange
3 MCT
QC1
Set $c(A, L)=b(K, K+1)$;
Set $c(K, K+1)=b(A, L)$, re-editing if $K$ or $K+1$ is $0020-0023$;
Take next instruction from $I+1$.
Remarks: The final $c(L)$ will be overflow -corrected. The operation code should be treated as 52001 (see DAS, page 8).

The implied-address codes DTCF (DXCH FB) and DTCB ( DXCH Z ) are recognized. The idea is that a DXCH , by changing both $\mathbf{Z}$ and one of the bank registers, can be a "double-precision transfer control" that can jump banks and leave a D. P. return address in A and L.

Code 05. I: TS K Transfer to Storage 2 MCT
QC2
Set $c(K)=b(A)$, re-editing if $K$ is 0020-0023;
If $\pm$ overflow in $b(A)$, set $c(A)= \pm 1$ and take next instruction
from $I+2$;
If no overflow in $b(A)$, take next instruction from $I+1$.
Remarks: TS A guarantees $c(A)=b(A)$ but skips to $I+2$ on overflow. Implied-address code $=$ OVSK.

Code 05. I: XCH K Exchange A and K 2 MCT
QC3
Set $c(A)=b(K)$;
Set $c(K)=b(A)$, re-editing if $K$ is 0020-0023;
Take next instruction from $I+1$.
Code 06. I: AD K ADD 2 MCT
Set $c(A)=b(A)+b(K)$;
Set $c(K)=b(K)$, re-editing if $K$ is 0020-0023;
Take next instruction from I +1 .
Remarks: The OVCTR of Block I has been dropped.

I: MASK !
Set $c(A)=b(A) \wedge c(K)$;
Take next instruction from $I+1$.
Remarks: A denotes Boolean AND. Truth table for each bit position of $b(A)$ and $c(k)$ :

| $A$ | $K$ | $A \wedge K$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

MASK specifically omits to re-edit an argument from 0020-0023, in order to aid the interpreter and other software.

Extracode Instructions
Code 10. I: READ KC Read Channel KC 2 MCT
PC0 $\quad$ Set $c(A)=c(K C)$, where $K C$ is an in/out channel;
Take next instruction from I + 1 .
Remarks: Code 10 is broken down into seven peripheral codes
(PC0-PC6). Each uses a 9-bit address to reference an input/output channel KC. The L register is channel 01, to facilitate fancy logic in an arithmetic register.

The $Q$ register is channel 02 , for the same reason.

| Code 10. | I: WRITE KC Write Channel KC | 2 MCT |
| :---: | :---: | :---: |
| PC1 | Set $c(K C)=c(A)$; |  |
|  | Take next instruction from $\mathrm{I}+1$. |  |
| Code 10. | I: RAND KC Read and Mask | 2 MCT |
| PC2 | Set $c(A)=b(A) \wedge c(K C) ;$ |  |
|  | Take next instruction from $\mathrm{I}+1$. |  |
|  | Remarks: $\wedge$ denotes Boolean AND (see MASK). |  |
| Code 10. | I: WAND KC Write and Mask | 2 MCT |
| PC3 | Set $c(K C), c(A)=b(A) \wedge b(K C)$; |  |
|  | Take next instruction from $\mathrm{I}+1$. |  |
| Code 10. | I: ROR KC Read and Superimpose | 2 MCT |
| PC4 | Set $c(A)=b(A) \vee c(K C)$; |  |

Take next instruction from I +1 .
Remarks: $v$ denotes Boolean Inclusive OR. Truth table for each bit position of $b(A)$ and $c(K C)$ :
A KC AvKC

| 0 | 0 | 0 |
| :--- | :--- | :--- |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |


| Code 10. | I: WOR $K C \quad$ Write and Superimpose | 2 MCT |
| :--- | :--- | :--- | :--- |
| PC5 | Set $c(K C), c(A)=b(A) \vee b(K C) ;$ |  |
|  | Take next instruction from $I+1$. |  |

Code 10. I: RXOR KC Read and Invert 2 MCT PC6 $\quad$ Set $c(A)=b(A) \forall c(K C)$;

Take next instruction from $I+1$.
Remarks: $\forall$ denotes Boolean Exclusive OR. Truth table for each bit position of $b(A)$ and $c(K C)$ :

| $A$ | $K C$ | $A \forall K C$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Code 10. EDRUPT 3 MCT
PC7 (For machine checkout only)
Code 11. I: DV K Divide 6 MCT
QC0 $\quad \operatorname{Set} c(A)=b(A, L) \div c(K)$;
Set $c(L)=$ remainder ;
Take next instruction from $I+1$.
Remarks: The signs of the double-length dividend
in $A$ and $L$ need not agree. The net sign of the dividend is the sign of $b(A)$ unless $b(A)= \pm 0$, in which case it is the sign of $b(L)$. The remainder bears the net dividend sign, and the quotient sign is determined strictly by the divisor and net dividend signs. DV does not disturb $c(Q)$, and does not re-edit an argument from 0020-0023 because there isn't enough time.

Code 11 I: BZF K Branch Zero to Fixed 1 or $\supseteq$ MCT
QC 1-3 If $C(A)= \pm 0$, take next instruction from $K$ and proceed from there ( 1 MCT );
Otherwise, take next instruction from I + 1 (2 MCT).
Code 12.
I: MSU K Modular Subtract
2 MCT
QC0
Set $c(A)=b(A) \theta b(K)$;
Set $c(K)=b(K)$, re-editing if $K$ is 0020-0023;
Take next instruction from $I+1$.
Remarks: $\theta$ denotes modular subtraction, which forms a signed one's complement difference of two unsigned (modular, or periodic) two's complement inputs. The method is to form the two's complement difference, to decrement it if it is negative, and to take the overflow-uncorrected sum as the result.

Code 12. I: QXCH K Exchange $Q$ and $K \quad 2$ MCT
QC1
Set $c(Q)=b(K)$;
Set $c(K)=b(Q), \quad r e-e d i t i n g$ if $K$ is 002-0023;
Take next instruction from $I+1$.
Code 12. I: AUG K Augment 2 MCT
QC2 If $b(K) \geq+0$, set $c(K)=b(K)+1$, re-editing if $K$ is 0020-0023;
If $b(K) \leq-0$, set $c(K)=b(K)-1$, re-editing if $K$ is 0020-0023;
Take next instruction from $I+1$.
Code 12. I: DIM K Diminish $\quad 2$ MCT
QC3 If $b(K)>+0$, set $c(K)=b(K)-1$, re-editing if $K$ is 0020-0023;
If $b(K)= \pm 0$, set $c(K)=b(K)$, re-editing if $K$ is 0020-0023;
If $b(K)<-0$, set $c(K)=b(K)+1$, re-editing if $K$ is 0020-0023;
Take next instruction from $I+1$.
Remarks: DIM does not generate output pulses as DINC does.
Code 13. I: DCA K Double Clear and Add 3 MCT
Set $c(A, L)=b(K, K+1)$;
Set $c(K)=b(K)$, re-editing if $K$ is 0020-0023;
Set $c(K+1)=b(K+1)$, re-editing if $K+1$ is 0020-0023;
Take next instruction from $I+1$.
Remarks: The final $c(L)$ will be overflow-corrected. The operation code should be treated as 30001 (see DAS, page 8).

Code 14.
I: DCS K Double Clear and Subtract
3 MCT
Set $c(A, L)=-b(K, K+1)$;
Set $c(K)=b(K)$, re-editing if $K$ is 0020-0023;
Set c( $K\urcorner 1)-b(K+1)$, re-editing if $K+1$ is 0020-0023;
Take next instruction from $I+1$.
Reniarks: DCS A succeeds in complementing the double precision accumulator - implied-address code: DCOM. The final c(L) will be overflow-corrected. The operation code should be treated as 40001 (see DAS page 8 ).

Code 15. I: INDEX K Index Extracode Instruction 2 MCT
(See INDEX, page 10).
Remarks: This is the only extracode that does not reset the extracode switch. The way to index an extracode (MP, say) is:

EXTEND
INDEX ADDRWD
MP 0
The extension (extracode switch) will stay in force during any n-level nesting of extracode INDEXes. This INDEX will never act as a RESUME.

Code 16. I: SU K Subtract 2 MCT
QC0 $\quad$ Set $c(A)=b(A)-b(K)$;
Set $c(K)=b(K)$, re-editing if $K$ is 0020-0023;
Take next instruction from $I+1$.
Code 16. I: BZMF K Branch Zero or Minus to Fixed 1 or 2 MCT QC 1-3 If $c(A) \leq+0$, take next instruction from $K$ and proceed from there ( 1 MCT );
Otherwise, take next instruction from I + 1 ( 2 MCT)
Code 17.
I: MP K Multiply 3 MCT
Set $c(A, L)=b(A) \times c(K)$;
Take next instruction from I +1 .
Remarks: The two words of the product agree in sign. A zero result is positive unless $b(A)= \pm 0$ and $c(K)$ is non-zero with the opposite sign. MP does not re-edit an argument from 0020-0023 because there isn't enough time.

Some operations are defined for only one address value, like RESUME; others have unusual results when addressing central registers. For convenience in using these operation, the YUL System assembler recognizes implied-address codes, written without an address, and fills in the address. These codes are shown in Fig. 5 (alphabetically) and Fig. 6 (by actual code). Brief descriptions follow:

Code 00. I: XXALQ Execute Extracode 2 MCT
$K=0000$
Using $\mathbf{A}, L$ and $Q$
Assume that $b(A)=000006$ and $b(L)$ is an extracode
instruction;
Execute the EXTEND in $A$, the instruction in $L$, then return to $I+1$; leave $c(Q)=000003$.

Remarks: This is a marginally useful operation because an extracode instruction built up in L could usually be executed better by the sequence:

EXTEND
INDEX L
$0 \quad 0$

Code 00. I: XLQ Execute using L and Q 2 MCT
$K=0001 \quad$ Assume that $b(L)$ is a basic instruction.
Execute the instruction in $L$ and, if it is not a successful branch, return to $I+1$;

Leave $c(Q)=000003$.
Remarks: Like XXALQ, this operation is marginal.
The time ( 2 MCT ) for XXALQ and XLQ includes the TC to $A$ or $L$ and the return TC from $Q$, but not the time spent in executing $c(A)$ or $c(L)$.

Code 00. I: RETURN Return from Subroutine 2 MCT
$K=0002 \quad$ Assume that $b(Q)=T C \quad K^{\prime}$;

Take the next instruction from $\mathrm{K}^{\prime}$ and proceed
from there;
Leave $c(Q)=000003$.

Code 00. I: RELINT Release (allow) Interrupt 1 MCT
$K=0003 \quad$ Allow interrupt after this instruction (subject
to the restriction that interrupt cannot occur while there is $\pm$ overflow in A);

Take next instruction from I +1 .

Code 00.
I: INHINT Inhibit Interrupt
1 MCT
$K=0004 \quad$ Inhibit inter rupt until a subsequent RELINT;
Take next instruction from I +1 .
Remarks: The inhibition set by INHINT and removed by RELINT is entirely independent of the one set by interrupt and removed by RESUME.

Code 00. I: EXTEND Extend Next Instruction 1 MCT
$K=0006 \quad$ Take the next instruction from I + 1 and execute it as an extracode.

Remarks: If the next instruction is INDEX (full code 15), the following instruction will be executed as an extracode too.

Code 01. I: NOOP No Operation (Fixed) 1 MCT
QC 1-3 Take the next instruction from I +1 .
$K=1+1 \quad$ Remarks: This is how NOOP is assembled when I
is in fixed memory.

Code 02. I: DDOUBL Double Precision Double 3 MCT
QC $0 \quad \operatorname{Set} c(A, L)=b(A, L)+b(A, L)$;
$K=0000 \quad$ Take next instruction from $I+1$.
Remarks: If $b(A)$ contains $\pm$ overflow, the results are messy; in particular, $\operatorname{sgn}[c(A)] \neq \operatorname{sgn}[b(A)]$. If $|b(A)| \geqslant 1 / 2$, overflow will be retained in $c(A)$.

IMPLYED ADDRESS CODES

| ImpliedAddress Code | Actual Operation Code | Register (If applicable) | Word as assembled | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| COM | CS | A | 40000 |  |
| DCOM | DCS | A | 40001 | X |
| DDOU BL | DAS | A | 20001 |  |
| UOUBLE | AD | A | 60000 |  |
| DTCB | DXCH | Z | 52006 |  |
| DTCF | DXCH | FB | 52005 |  |
| EXTEND | TC |  | 00006 | S |
| INHINT | TC |  | 00004 | S |
| NOOP | TCF |  | $1(\mathrm{I}+1)$ | F |
| NOOP | CA | A | 30000 | E |
| OVSK | TS | A | 54000 |  |
| RELINT | TC |  | 00003 | S |
| RESUME | INDEX | BRUPT | 50017 | R |
| RETURN | TC | Q | 00002 |  |
| SQUARE | M P | A | 70000 | X |
| TCAA | TS | Z | 54005 |  |
| XLQ | TC | L | 00001 |  |
| XXALQ | TC | A | 00000 |  |
| ZL | LXCH |  | 22007 |  |
| ZQ | QXCH |  | 22007 | X |

NOTE EXPLANATION:
E Applies when I (location of instruction) is in erasable memory.
F Applies when I is in fixed memory.
R Special RESUME hardware responds to address 0017.
S Special Indicator-setting hardware responds to addresses 0003 , 0004, and 0006.

X Extracode instruction.
Fig. 5

## IMPLIED ADDRESS CODES

(By Actual Code)

| Actual Operation Code | Register (If applicable) | Word as assembled | Implied- <br> Address Code | NOTE <br> (See <br> Fig. 5) |
| :---: | :---: | :---: | :---: | :---: |
| TC. | A | 00000 | XXALQ |  |
| TC | L | 00001 | XLQ |  |
| TC | Q | 00002 | RETURN |  |
| TC |  | 00003 | RELINT | S |
| TC |  | 00004 | INHINT | S |
| TC |  | 00006 | EXTEND | S |
| TCF |  | 1 ( $\mathrm{I}+1$ ) | NOOP | F |
| DAS | A | 20001 | DDOUBL |  |
| LXCH |  | 22007 | ZL |  |
| CA | A | 30000 | NOOP | E |
| CS | A | 40000 | COM |  |
| INDEX | BRUPT | 50017 | RESUME | R |
| DXCH | FB | 52005 | DTCF |  |
| DXCH | Z | 52006 | DTCB |  |
| TS | A | 54000 | OVSK |  |
| TS | Z | 54005 | TCAA |  |
| AD | A | 60000 | DOUBLE |  |
| QXCH |  | 22007 | ZQ | X |
| DCS | A | 40001 | DCOM | X |
| MP | A | 70000 | SQUARE | X |

Fig. 6
Code 02. I: ZL Zero L

QC 1
$K=0007$

Set $c(L)=+0$;
Take next instruction from I +1 .
Remarks: This code and its companion ZQ depend on two properties of address 0007: no storage is associated with it, and references to it (in fact, to any of 0000-0007) are not checked for good parity. Address 0007 is therefore a generally usable source of zeros.

Code 03 I: NOOP No Operation (Erasable) 2 MCT
$K=0000 \quad$ Take next instruction from $I+1$.
Remarks: This is how NOOP is assembled when I
is in erasable memory.

| Code 04. | I: COM Complement c(A) | 2 MCT |
| :---: | :---: | :---: |
| $K=0000$ | Set $c(A)=-b(A)$; |  |
|  | Take next instruction from I + 1 . |  |
|  | Remarks: All 16 bits are complemented. |  |
| Code 05. | I: RESUME Resume Interrupted Program | 2 MCT |
| QC 0 | Set $c(Z)=c(0015)$; |  |
| $K=0017$ | Use c(0017) as the next instruction. |  |
| Code 05. | I: DTCF Double Transfer Control, | 3 MCT |
| QC 1 | Switching F bank |  |
| $K=0004$ | Set $c(A, L)=b(F B, Z)$; |  |
|  | Set $c(F B, Z)=b(A, L)$; |  |
|  | Take next instruction from new $c(Z)$ |  |
|  | Remarks: A double-precision address constant |  |
| format, 2 | , is defined for use with DTCF. |  |

Code 05.
I: DTCB
Double Transfer Control
3 MCT
QC 1
Switching Both Banks
$K=0005 \quad$ Set $c(A, L)=b(Z, B B)$;
Set $c(Z, B B)=b(A, L)$;
Take next instruction from new $c(Z)$
Remarks: A double-precision address constant
format, 2 BCADR, is defined for use with DTCB.

Code 05. I: OVSK Overflow Skip 2 MCT
QC 2 Do not change $c(A)$;
$K=0000 \quad$ If $\pm$ overflow in $c(A)$, take next instruction from $I+2$;
If no overflow in $c(A)$, take next instruction from $I+1$.

Code 05. I: TCAA Transfer Control to 2 MCT
QC 2
Address in $A$
$K=0005 \quad$ If $\pm$ overflow in $b(A)$, set $c(A)= \pm 1$;
Take next instruction from the location whose address is in bits $12-1$ of $b(A)$.

Remarks: The perils associated with TCAA in Mod 3C and Block I AGC do not exist in Block II AGC.

Code 06.
I: DOUBLE
Double c(A)
2 MCT
$K=0000$
Set $c(A)=b(A)+b(A)$;
Take next instruction from I +1 .
Remarks: See remarks on overflow under DDOUBL.

Code 12.
I: ZQ
Zero Q
2 MCT

QC 1
Set $c(Q)=+0$;
Take next instruction from I +1 .
Remarks: See under ZL.

Set $c(A, L)=-b(A, L)$;
Take next instruction from I +1 .
Remarks: All 32 bits of $A$ and $L$ are complemented.

Code 17. I: SQUARE Square $\mathrm{c}(\mathrm{A}) \quad 3 \mathrm{MCT}$
$K=0000 \quad$ Set $c(A, L ;=b(A) \times b(A)$,
Take next instruction from $I+1$.
Remarks: Results are messy if $b(A)$ contains $\pm$
overflow.

## Unprogrammed Sequences

Some of the actions performed by the computer are not programmed but occur in response to external events. The categories of these unprogrammed sequences are shown in Fig. 7. Interrupt is inhibited if an interrupt has occurred after the latest RESUME, or an INHINT has occurred after the latest RELINT, or $c(A)$ contains $\pm$ overflow. Otherwise interrupt may occur before any basic (non-extracode) instruction except RELINT, INHINT, or EXTEND.

RUPT Interrupt Program 3 MCT
Set $c(0015)=b(Z)$;
Set $c(0017)=$ the postponed instruction;
Take next instruction from the location whose address is permanently associated with the cause of the interrupt, and proceed from there. Inhibit further interrupt until RESUME.

Remarks: See also remarks under INHINT.

Counter increments and decrements, serial-parallel conversion steps, and GSE interface transactions are lumped together under the name of counter interrupts because they perform limited tasks by snatching one or two memory cycles and then let the computer continue. They can occur before any instruction except RELINT, INHINT or EXTEND, but never inside instructions.

| Program Interrupt | RUPT |
| :--- | :--- |
| Counter Increment/Decrement | PINC |
|  | PCDU |
|  | MINC |
|  | MCDU |
|  | DINC |
|  |  |
| Serial-Parallel Conversion |  |
| (and vice-versa) | SHINC |
|  | SHANC |
| Ground Support Interface | INOTRD |
|  | INOTLD |
|  | FETCH |
| Manual Override | STORE |
|  | GOJ |
|  | TCSAJ |

Fig. 7

Set $c(C T R)=b(C T R)+1$;
If + overflow, set $c(C T R)=+0$ and set up
an interrupt if CTR $=T 3, T 4$ or T'5 or set up a PINC for T2 if $C T R=T 1$.

Remarks: This sequence and its priority chain effects are shared by the instruction INCR.
PCDU Plus Increment (CDU) 1 MCT

Set $c(C D U C T R)=b(C D U C T R)+1$ in two's complement modular notation.

Remarks: Incrementing in two's-complement modular notation transforms 77777 into 00000 and 37777 into 40000 , and is otherwise like one's-complement. INCR never acts like PCDU. PCDU and MCDU replace PINC and MINC for counters 0032-0036.
MINC Minus Increment 1 MCT

Set $c(C T R)=b(C T R)-1$;
If - overflow, set $c(C T R)=-0$.

MCDU Minus Increment(CDU ) 1 MCT
Set $c(C D U C T R)=c(C D U C T R)-1$ in twos complement modular notation.

Remarks: Transforms 40000 into 37777 and 00000
into 77777. See remarks under PCDU.

DINC Diminishing Increment 1 MCT
If $c(C T R)>+0$, set $c(C T R)=b(C T R)-1$ and
emit signal POUT (Plus Output);
If $c(C T R)<-0$, set $c(C T R)=b(C T R)+1$ and
emit signal MOUT (Minus Output);
If $c(C T R)= \pm 0$, leave $c(C T R)$ unchanged and
emit signal ZOUT (Zero Output \& turn off DINC request).

Remarks: Used to generate output pulse trains and to count down T6. Values to be counted down by DINC might be developed by the instruction MSU from a desired and an actual CDU angle. This sequence is shared by the instruction DIM, but without POUT, MOUT and ZOUT.

SHINC
Shift Increment
Set $c(C T R)=b(C T R)+b(C T R)$;
If + overflow, set the priority chain station
for this counter.
Remarks: SHINC and SHANC are used to convert incoming serial bit streams into words for parallel access, and to convert words to outgoing serial bit streams.
SHANC Shift and Add Increment 1 MCT
Set $c(C T R)=b(C T R)+b(C T R)+1$;
If + overflow, set the priority chain station
for this counter.
Remarks: See under SHINC.

INOTRD In/Out Read to GSE 1 MCT
Accept a channel address from the Ground Support Equipment and place the contents of the addressed input/ output channel on the GSE data busses.

INOTLD In/Out Load from GSE
Accept a channel address from the Ground
Support Equipment and write the contents of the GSE data busses into the addressed input/output channel.

FETCH Fetch from Memory to GSE 2 MCT
Accept from the Ground Support Equipment a
setting for either FB or EB and an address for the corresponding memory, and place the contents of the addresses location on the GSE data busses. Do not edit if the address is 0020-0023.
Then restore $b(B B)$.

1 MCT

Accept from the Ground Support Equipment a setting for EB and an address in erasable memory, and write the contents of the GSE data busses into the addressed location. Then restore $b(B B)$, unless the location stored into is $B B$ itself.

The manual override instructions can occur at any time because they are not obliged to preserve the state of the computer.

GOJ Go Jam
2 MCT
Set $c(Q)=b(Z)$;
Take next instruction from location 4000
and proceed from there.

| TCSAJ | Transfer Control to Specified | 2 MCT |
| :--- | :--- | :--- |
|  | Address Jam |  |

Take next instruction from the location whose address is on the Ground Support Equipment data busses, and proceed from there.

## Address Constant Formats

The address constants available for Block II programming are considerably different than for Block I. A summary of them follows. The EBANK = code is also discussed.
ADRES Address

REMADR Remote Address
GENADR General Address

Each of these codes creates a single precision constant word identical to the instruction word that would have resulted if the opcode had been TC. ADRES requires the location and address values to be in the same F - Bank if both are in F - Banks and to be in the same E - Bank if both are in E - Banks. REMADR requires the location and address values to be in different $F$ - Banks if both are in F - Banks and to be in different E - Banks if both are in E - Banks. GENADR doesn't care.

CADR FCADR
(Fixed) Complete Address
These codes are synonymous. The address value must be in an $F$ - Bank. The resulting single precision constant word equals the pseudoaddress value minus octal 10000. Bits 15-11 equal the F - Bank number and bits $10-1$ equal the relative location of the address in that bank.

ECADR
Erasable Complete Address
The address value must be erasable, 0000-3777, and the resulting single precision word equals the the eleven bit pseudo-address. Bits 15-12 $=0$.

## EBANK=

Erasable Bank Declaration
This code does not generate an AGC word. It informs the assembler of which E -Bank the programmer intends subsequent E -Bank addresses to be in. For basic instructions and interpretive address words, the assembler complains wherever an address is equivalent to a location in a different E-Bank. If the EBANK= code is followed by* a BBCON, 2BCADR or $2 C A D R$ code, this EBANK = value is good only for that one subsequent code, and then the previous EBANK= setting is restored. This is called a "one-shot EBANK= declaration", and is required before every BBCON and $2 B C A D R$ or $2 C A D R$.

[^0]SBANK= Super Bank Declaration
Similar to EBANK=, but not required before BBCONs and 2CADRs. The address must be in a superbank.

## 1DNADR

1-Word Downlist Address
Same as ECADR, but used when the word addressed is the left half of a double-precision word for down telemetry.

2DNADR - 6DNADR
N -Word Downlist Address, $2 \leq \mathrm{N} \leq 6$
Same as 1DNADR, but with the 4 unused bits of the ECADR format filled in with 0001-0101. Used to point to a list of N doubleprecision words, stored consecutively, for down telemetry.

## DNCHAN

Downlist Channel Address
Same as 1DNADR, but with prefix bits 0111. Used to point to a pair of channels for down telemetry.

## DNPTR

Down Telemetry Sublist Pointer
Same as CAF, but tagged as a constant. Used in a downlist to point to a sublist.
This code generates a single precision constant word intended as data to be placed in the BB central register. The address value must be a fixed memory location or it must be equivalent to a valid F -Bank number, (range 0-27 now, 0-43 later). Fits 15-11 of the resulting word equal the address' bank number (fixed - fixed being banks 2 and 3). Bits 10-4 are zeros. Bito j-1 equal the current $E B A N K=$ code.

``` a BBCON
```

```
2CADR 2BCADR Double Complete Address Including
```

2CADR 2BCADR Double Complete Address Including
These codes are synonymous. This code is intended to be used as the operand of a DTCB (DXCH Z) instruction. Two constant words are generated by this code. The first word is formed under the rules for GENADR. If the address value is in fixed memory, the second word is formed under the rules for BBCON. For an erasable address the second word becomes 0000 x where $\mathrm{x}=$ the address' octal code EBANK number in the range $0-7$.
2 FCADR
Double Complete Address Including an FCADR
This code's address value must be in fixed memory. The code is intended as an operand of a DTCF (DXCH FB) instruction. Two constant words are generated by this code. The first word is formed under the rules for FCADR, and second under the rules for GENADR. Exception: both words are GENADRs if address value is in fixed fixed.

```

\section*{Control Pulse Definitions}

To understand the control pulses and the pulse sequences, it is necessary to know the unaddressable central registers:

G
Memory Local Register
Bits 1-16
In an MCT in which erasable memory is cycled, the word from memory appears in \(G\) by the 5 th microsecond (time 5 of 12 times) of the MCT. If it is left there through time 12 , it is
restored exactly as it was read out. If a new value is written into \(G\) before time 10, that becomes the new value in the memory location. When fixed memory is cycled, the word appears in G by time 7 .

WL Write Lines or Busses Bits 1-16
These are the normal medium of communication among central registers, although some private lines exist.
B General Buffer Register Bits 1-16

The B register always holds the instruction word at the beginning of each instruction.

C
Complement Output of B
Bits 1-16
Not a separate storage. Each bit of C is the opposite of the corresponding bit of \(B\).
Y \begin{tabular}{ll} 
Primary Adder Input & Bits \(1-16\) \\
& Has conventional and doubling inputs.
\end{tabular}

X . Secondary Adder Input Bits 1-16
Fed by private line from \(A\) and from constant
generators.

U
Adder Output
Bits 1-16
Exists as a function of \(c(X)\) and \(c(Y)\) - has no
storage of its own.

S
Address Selection Register Bits 1-12
Holds the address of a fixed memory location
from time 8 of the preceding MCT through time 7 of the current MCT, or holds (in bits \(1-10\) ) the address of an erasable memory location from time 1 through time 7 of an MCT.

Holds the operation code during execution of each instruction. Bit 15 is the extracode bit. \(S Q\) is aided by a three-bit stage counter and two branch flip-flops. A stage counter value of 2 selects the standard fetch-next-instruction subinstruction, regardless of the c(SQ) and the branch bits. Sequence selection by \(S Q\) is suppressed during counter interrupts by a signal called INKL.
\begin{tabular}{|c|c|}
\hline A 2 X &  \\
\hline B15x & SET RIT 15 UF \(\times\) TO 1. \\
\hline CI & INSFRT CARRY IMTO RIT 1 OF ThE ADDFR. \\
\hline CLXC & CLFAR \(x\) PONDIIIGNAL ON THE OUITCOME OF TSGU. \(x\) IS CLFAREN IF BRI = O. USFD IN DIVIDE. \\
\hline DVST & CAIISE DIVIDE STAGING BY A SIMPLE RIJLF. ALSO PFRMIT STAGING TO OCCUR AT TIME3 OF DIVIUE CYCLES. \\
\hline EXT & SET THF EXTENID FLIP FLOP. \\
\hline c,2LS & COPY G4-15.16.1 INTO L1-12.16.15. \\
\hline KRPT & RESFT INTERRIIDT PRIORITY CELL. \\
\hline 1.16 & SET RIT 16 OF L TO 1. \\
\hline L2ED & COPY L1-14.16 INTO G2-15.16-- Al. SO MCRO INTO Gl. \\
\hline MONEX & SET BITS 2-16 OF \(x\) TO ONES. \\
\hline MOUT & NEGATIVE RATF OIITPUT PILSE. \\
\hline NEACOF & PERMIT EAID AROUND CARRY AFTER END OF MP3. \\
\hline NEAC?N & INHIBIT FND AROUND CARRY UNTIL NEACOF. \\
\hline NISO & NEXT INSTRUCTION IS TO BE LOADED INTO SQ. ALSO FREES CERTAIN RESTRICTIONS- DERMITS INCRFMENTS AND INTERRUPTS. \\
\hline PIFL & WHEN LI5 \(=1\). GLOCK WRITING INTO YI ON A WYD. \\
\hline PONEX & SET BIT 1 OF X TO 1. \\
\hline POUT & POSITIVE RATF OUTPUT PULSE. \\
\hline PTWOX & SET BIT ? OF \(X\) TO 1. \\
\hline R15 & PLACE OCTAL 000015 ON WL'S. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline R16 & PLACE OCTAI \(177776=-1\) ON NL'S. \\
\hline P6 & PLACE OCTAL OOOOOG UN WRITE LIWES. \\
\hline RA & DEAD Al-16 TN WLI-16. \\
\hline RAD & PEAD ADDRESS UF NFXT CYCLE. THIS APDEARS AT THE EAD OF AN INGTRUCTIOM AND MORMALIY IS INTERPRETED AS RG. IF THE NEXT INSTRUCTION IS TO RE A PSFUDO CNDF (INHINT•FELINT,EXTEND), IT IS INSTEAD INTERPRETED AS RZ STZ. \\
\hline RE & REAI) HI-16 In WLI-16. \\
\hline R \({ }^{\text {a }} 1\) & PLACE OCTAL OOONO1 ON THF WL'S. \\
\hline R13 1 F & PLACE OCTAL OOOOO1 ON THE W'S CONDITIONAL ON THE CUTCOMF AF TSGl!. REIF IF BKl=1. \\
\hline R12 & PLACE OCTAL OOONO2 ON THE WL'S. \\
\hline RBBK & READ THE BH (BOTH RANK) CONFIGURATION ONTO THE WRITE LINES. I.E. FB 9-11 TO WL 1-3 AND FB 11-14.16.16 TO WL 11-14.15.16. \\
\hline RC &  \\
\hline RCH & PEAD THE CONTENT OF THE INPUT OR OUTPUT CHANNEL. SPECIFIED RY THE CURRENT CONTENT OF S: CHANNEL BITS 1-14 TO WLI-14. AND FITT 16 TO WLI5.16. CHANNELS 1 AND 2 READ AS RL AND RG. \\
\hline \(R G\) & READ G1-16 TO WLI-16. \\
\hline RL & READ L1-14 TO.WL1-14. AND LIA TO WLI5 AND 16. \\
\hline RL109B & READ LOW 10 EITS OF B TO WL 1-10. \\
\hline RO & READ Q1-16 TO WL 1 -160 \\
\hline RRPA & READ THE ADDRESS OF THE H! GHEST PRIORITY INTERRUPT REQUESTED. \\
\hline RSC & \begin{tabular}{l}
READ THE CONTENT OF CENTRAL STORE DEFINED BY THF ADDRFSS CURRENTLY IN 5: \\
CENTRAL STORE BITS l-1h ARE COPIED TO WLI-16.
\end{tabular} \\
\hline RSCT & READ THE ADURESS OF HIGHEST PRIORITY COUNTER REQUEST \\
\hline RSTRT & PLACE OCTAL O04000 = BLOCK 2 START ADDRESS ON WL'S. \\
\hline RSTSTG & RESFT THF DIVIDE TO3 STAGING CONDITION. \\
\hline RU & READ U1-16 TC WL.1-16. \\
\hline
\end{tabular}

\section*{CONTROL PULSF DEFINITIAVS}
\begin{tabular}{|c|c|}
\hline RUS & READ U1-14 TC WLI-14. AND U15 TO ML15 AND 16. \\
\hline R2 & READ 21-16 TK: WL-16. \\
\hline STI & SET STAGFI HIIP FLOD NFXT T12. \\
\hline ST2 & SET STAGF2 FIJP FLOP NFXT T1?. \\
\hline StAgs & EXECUTF RRFY-CCLED STATE ADUFNCE COMDUTED PY UVST. \\
\hline TLlb & COPY LIS INTO HR1. \\
\hline TMP & TEST WL1-16 FOR ALL ONFS (-0). SET BR2 IF TRIJE. \\
\hline TOV & TEST FOR * OR - OVERFLOW. SFT BRI. 2 TO 00 IF NO OVFRFLOW. ก1 IF + OVERFLOW. 10 IF - OVERFLOW. \\
\hline TP2G & TEST CONTENT OF G FOR PLUS ZERO. IF TRUE SET RRz=1. \\
\hline TRSM & TEST FOR RFSIMME ADDRESS ON IMDEX. ST2 IF (S) =0017. \\
\hline TSGIV & TEST SIGN. COPY WI 16 TO BRI. \\
\hline TSGN2 & TEST SIGN. COPY WLIG TO BR2. \\
\hline TSGU & TEST SIGN: OF SUM (U). COPY (116 INTO BRI. \\
\hline U2BBK & ADDER RITS \(1-3\) AND \(11-14.16\) ARE TRANSFERRED INTO ERASABLE AND FIXED BANKS. THIS PULSF MAY BE INHIBITEN RY CTS SIGNAL MONWRK. \\
\hline WA & CLFAR AND WRITE WLI-16 INTO Al-16. \\
\hline WALS & CLEAR ANN WRITE INTO Al-14 FROM WL3-16. CLEAR AND WRITE INTO LI3.14 FROM WL1.2. CLEAR AND WRITE INTO A15.16 FPOM G16 (IF G1=0) OR FROM WL16 (IF GI=1). \\
\hline WE3 & CLEAR AND WKITE WLI-16 INTO R1-16. \\
\hline WCH & CLFAR AND WRITE WLI-14.16.PARITY INTO CHANNEL AITS 1-14016.PARITY. CHANNELS 1 AND 2 WRITF AS WL AND WO. THE CHANNEL TO BE LOADED IS SPECIFIED BY THE CURRENT CONTFNT OF \(S\) - \\
\hline WG & CLFAR AND WRTTE WL1-16 INTO C1-16 FXCEPT FOR ADDRFSSES OCTAL 20-23. WHICH CAUSE EDITING. \\
\hline V:L & CLEAR AND WRITE WLI-16 INTO L.1-16. \\
\hline
\end{tabular}
```

CONTROL. PULSF DEFINITIONS

```


ZOUT
```

    TEST FOR OVEDFLUN JURING COUNTER INCDENENTS ANN
    PROGRAM INITIATED INCREMENTSIIACR ANT AUGI. RURT IF
    CVFRFLOW OCCUKS WHENN ADDRESSING CERTAIA COINTERS.
    CLFAR ANN NRTTE W'LI-16 [NTO wl-1t.
    CLFAR ANN wklTE WLl-12 INTO 9l-12.
    CLFAR ANN WRITE WLI-16 INTO THE CENTRAL REGISTFR
    SPECIFIEN RY THE CIIRRENT CONTENT OF S. BITS
    l-1G INTN POSITIONS l-ig.
    CLFAR ANN WRITE WLIO-14.16 INIO SO10-14.16. ANN COP
    THE EXTEND FIIP FLOP INTO SGI5.
    CLEAR Y AND X. wRITE WLl-16 INTO YI-1G.
CLFAR Y AND X WRITE WLI-12 INTO YI-1?.
CLEAR Y AND X. WRITE WLI-14 INTC Y2-15.
WRITE WLIG INTO YIG. WRITE WL16 INTO YI EXCFPT:
(1) WHEN END-AROUND CARRY IS INHIBITFD BY NEACON.
(2) DURING SHINC SEQUENCE, OR
(3) PIFL IS ACTIVE AND L15 = 1.

```
    CLFAR ANN WRITE WLI-16 INTO 2l-16.
no rate output pilse. reset outbit requesting dinc.
* these pulses dn not appear in the pulse sésuences.
```

PROGRAMMABIE INSTRIICTIONS

```
OP CODF EXT SOIA.14-10 GPERATION
\begin{tabular}{llll} 
TC & 0 & 000 & \\
CCS & 0 & 001 & \(O C\) \\
TCF & 0 & 001 & 01 \\
TCF & 0 & 001 & 10 \\
TCF & 0 & 001 & 11 \\
OAS & 0 & 010 & 00 \\
LXCH & 0 & 010 & 01 \\
INCR & 0 & 010 & 10 \\
ADS & 0 & 010 & 11 \\
CA & 0 & 011 & \\
CS & 0 & 100 & \\
INDEX (NOX) & 0 & 101 & 00 \\
DXCH & 0 & 101 & 01 \\
TS & 0 & 101 & 10 \\
XCH & 0 & 101 & 11 \\
AD & 0 & 110 & \\
MASK (MSK) & 0 & 111 &
\end{tabular}
\begin{tabular}{lllll} 
READ & 1 & 000 & On & 0 \\
WRITF & 1 & 000 & 00 & 1 \\
RAND & 1 & 000 & 01 & 0 \\
WAND & 1 & 000 & 01 & 1 \\
ROR & 1 & 000 & 10 & 0 \\
WOR & 1 & 000 & 10 & 1 \\
RXOR & 1 & 000 & 11 & 0 \\
EDRUPT & 1 & 000 & 11 & 1 \\
& & 1 & 001 & 00 \\
DV & 1 & 001 & 01 \\
BZF & 1 & 001 & 10 \\
BZF & 1 & 001 & 11 \\
BZF & 1 & 010 & 00 \\
MSU & 1 & 010 & 01 \\
QXCH & 1 & 010 & 10 \\
AUGG & 1 & 010 & 11 \\
DIM & 1 & 011 & \\
DCA & 1 & 100 & \\
DCS & 1 & 101 & \\
INDEX (NDX) & 1 & 110 & 00 \\
SU & 1 & 110 & 01 \\
BZMF & 1 & 110 & 10 \\
BZMF & 1 & 110 & 11 \\
BZMF & 1 & 111 &
\end{tabular}
```

THAN'SFER COITROL AP.D HGEIIDN-CONES
CUUNT. COMDARE. AND, SKIP
TKARISFFR CONTRUL TO FIXEN
" " " "
NUISELF vRESISION ADU TO STORAGE
L EXCHANGE WITH MEMORY
INCPEMENT MEMORY
ADD TO STOPAGE
CLEAR AND ADD
CLEAR AND SUBTRACT
GINDEX NEXT IASTRUCTION (ININEX 17=RFSUME)
HOURIEE PRECISION EXCHANGF WITH MFMORY
TRANSFFR TO STORAGE
FXCHANGE WITH MEMORY
ADD
MASK ("AND" TO A)
DEAC FROM CHANNEL
WKITF IN CHANNEL
PEAD, "AND" TO A
WRITE. "AND" TO CHANNEI
READ, "OR" TO A
WKITE, "OR" TO CHANNFL
READ. EXCLIISIVE "OR" TO A
ED SMALLY'S OWN RUPT ORDFR
DIVIDE
MKANCH ON ZERO TO FIXED
mODULAR SUATRACT
Q EXCHANGE WITH MEMORY
AUGMENT MEMORY
DIMINISH MEMORY
DOUBLE PRECISION CLEAR AND ADD
DOLIBLE PRECISION CLEAR AND SUBTRACT
INDEX NEXT EXTRACODE INSTRUUCTION
SUBTRACT
RRANCH ON T.ERO OR MINUS TO FIXED
"" "
MULTIPLY

```
* DSFUDO-CODESI RELINT E TC ONO3. INHINT = TC 0004. EXTEND E TC 0006.
THE TC OPERATION CODE IS SHARED RY THE NON-PROGRAMMARLE SEQUFNCES
GOJ1 (FOLLOWED BY TCO) AND TCSAJ3 (FOLLOWED BY STD2).

\section*{pulse sfouentes}

TCO
\begin{tabular}{ll} 
1. & RP WYIR CI \\
2. & RSC WG NISO \\
3. & RZ WG \\
6. & RUWZ \\
8. & RAD WR WS
\end{tabular}

GOJ1
2.
8.

TCSA. 13
\(2 \cdot\)
8.

CCSO


TCFO
\begin{tabular}{ll} 
1. & RR WY 12 CI \\
2. & RSC WG NISO \\
6. & RU WZ \\
8. & RAD WR WS
\end{tabular}

DASO

1. RLIOBR WS
2. RSC WG
3.
5. \(\quad R G\) WY A2X
6. 00
7. 01
7. 10
7. 11
8.
9. \(10 . \times 0\)
11. \(\times 1\)

RU WA
RUI WG wSC TOV
WA
WA RBI
WA RIC
WA
R2 WS ST2
RC TMZ
WL
RU WA
LXCHO
\begin{tabular}{ll} 
1. & RLIDBE WS \\
2. & RSC WG \\
30 & RL WB \\
5. & RG WL \\
7. & RR WSC WG \\
8. & RZ WS \(5 T 2\)
\end{tabular}

INCRO
\begin{tabular}{ll} 
1. & RLIOBE WS \\
2. & RSC WG \\
5. & RG WY TSGN TMZ TPZG \\
6. & PONEX \\
7. & RU WSC WG WOVR \\
8. & RT WS ST2
\end{tabular}

\section*{pul sf sfouences}

ADSO
\begin{tabular}{lll} 
1. & & RL. 1OBR WS \\
2. & & RSC NG \\
5. & & RG WY A2X \\
6. & & RU WSC WG TOV \\
7. & 00 & WA \\
7. & 01 & WA PHI \\
7. & 10 & WA RIC \\
7. & 11 & WA \\
R. & & RZ WS ST2 \\
9. & & RC TMZ \\
11. & RUWA WA & \\
CAO & &
\end{tabular}
\begin{tabular}{ll} 
2. & RSC WG \\
7. & RG WB \\
8. & RZ WS ST2 \\
9. & RR WG \\
10. & RR WA
\end{tabular}

CSO
\begin{tabular}{ll} 
2. & RSC WG \\
7. & RG WB \\
8. & RZ WS ST2 \\
9. & RB WG \\
10. & RC WA
\end{tabular}

ND×O
\begin{tabular}{ll} 
2. & RSC WG \\
5. & TRSN \\
7. & \(R G W E\) \\
8. & \(R Z W S\) \\
9. & \(R E W G\) \\
10. & \(S T 1\)
\end{tabular}

NDXI
\begin{tabular}{ll} 
1. & \(R Z W Y 1 ? C 1\) \\
2. & \(R S C\) WG NISO \\
3. & \(R R W Z\) \\
4. & \(R A W B\) \\
5. & \(R Z W A\) \\
6. & \(R U W ?\) \\
7. & \(R G W Y A 2 X\) \\
8. & \(R U W S\) \\
9. & \(R R W A\) \\
10. & \(R I I W B\)
\end{tabular}

RSM3
\begin{tabular}{ll} 
1. & R15 WS \\
2. & RSC WG NI5 \\
5. & RG WZ \\
6. & RR WG \\
8. & RAD WF WS
\end{tabular}

DXCHO
\begin{tabular}{ll} 
1. & RLIOBB WS WYI2 MONEX CI \\
2. & RSC WG \\
3. & RL WB \\
5. & RG WL \\
7. & RE WSC WG \\
8. & RU WS WR \\
10. & ST1 \\
DXCHI &
\end{tabular}
\begin{tabular}{ll} 
1. & RLIOBR WS \\
2. & RSC WG \\
3. & RA WB \\
5. & RG WA \\
7. & RR WSC WG \\
8. & RZ WS ST2
\end{tabular}

\section*{pulsf sfouences}
\begin{tabular}{|c|c|c|}
\hline 1. & & RI JOUR WIS \\
\hline 2. & & RSC WG \\
\hline 3. & & RA WB TOV \\
\hline 4. & no & RZ WYI? \\
\hline 4. & 01 & RZ WYI? \\
\hline 4. & 10 & RZ WY1? \\
\hline 4. & 11 & H7 WY12 \\
\hline 5. & 01 & RR1 WA \\
\hline 5. & 10 & RIC WA \\
\hline 6. & & RU Wiz \\
\hline 7. & & RR WSC WG \\
\hline 8. & & R7. WS 5 T 2 \\
\hline
\end{tabular}

XCHO
\begin{tabular}{ll} 
1. & RLIOBR WS \\
2. & \(R S C\) WG \\
3. & \(R A W B\) \\
5. & \(R G W A\) \\
7. & \(R R W S C W G\) \\
8. & RZ WS \(5 T 2\)
\end{tabular}

ADO
\begin{tabular}{ll} 
2. & RSC WG \\
7. & RG WB \\
8. & RZ WS ST2 \\
9. & RB WG \\
10. & RR WY A \(X\) \\
11. & RU WA
\end{tabular}

MSKO
\begin{tabular}{ll} 
2. & RSC WG \\
3. & RA WB \\
4. & RC WA \\
7. & RG WB \\
8. & RZ WS ST2 \\
9. & RC RA WY \\
10. & RU WB \\
11. & RC WA
\end{tabular}
pulse sfoufnces

\section*{READO}
\begin{tabular}{ll} 
1. & RLIOBR WS \\
2. & RA WB \\
3. & WY \\
4. & RCH WR \\
5. & RR WA \\
6. & RA WB \\
A. & RZ WTS ST2
\end{tabular}

WRITEO
\begin{tabular}{ll} 
1. & RLIOBR WS \\
2. & RA WB WG \\
3. & WY \\
4. & RCH WR \\
5. & RA WCH \\
6. & RZ WS ST2
\end{tabular}

RAND
\begin{tabular}{|c|c|}
\hline 1. & RL.10BB W5 \\
\hline 2. & RA WB \\
\hline 3. & RC WY \\
\hline 4. & RCH WR \\
\hline 5. & RC RU WA \\
\hline 6. & RA WB \\
\hline 7. & RC WA \\
\hline 8. & RZ WS ST2 \\
\hline \multicolumn{2}{|l|}{WANDO} \\
\hline 1. & RL.10BB WS \\
\hline 2. & RA WB \\
\hline 3. & RC WY \\
\hline 4. & RCH WR \\
\hline 5. & RC RU WA \\
\hline 6. & RA WB \\
\hline 7. & RC WA WCH \\
\hline 8. & RZ WS ST 2 \\
\hline
\end{tabular}

\section*{pulsf sfoufnces}

\section*{RORO}
\begin{tabular}{|c|c|}
\hline 1. & RI IOER WS \\
\hline 2. & RA WB \\
\hline 3. & RA WY \\
\hline 4. & RCH WR \\
\hline 5. & RR RU WA \\
\hline 6. & RA W! \({ }^{\text {R }}\) \\
\hline 8. & RZ WS ST2 \\
\hline
\end{tabular}

WORO
\begin{tabular}{ll} 
1. & RLIOBR WS \\
2. & RA WB \\
3. & RR WY \\
4. & RCH WR \\
5. & RR RU WA WCH \\
6. & RA WB \\
8. & RZ WS ST2
\end{tabular}

RXORO
\begin{tabular}{ll} 
1. & RL1OBA WS \\
2. & RA WB \\
3. & RC RCH WY \\
4. & RCH WR \\
50. & RA RC WG \\
7. & RG WB \\
8. & RZ WS \(5 T 2\) \\
9. & RC WG \\
10. & RII WB \\
11. & RC RG WA
\end{tabular}

RUPTO
\begin{tabular}{ll}
1. & R15 WS \\
2. & RSC WG \\
9. & RZ WG \\
10. & ST1
\end{tabular}

RUPTI
\begin{tabular}{ll}
10 & R15 RRZ WS \\
20. & RSC WG \\
30 & RRPA WZ \\
8. & RZ WS STZ \\
9. & RB WG KRPT
\end{tabular}
pulse sfouences

DVO
1. RA WE TSGA TMZ
2. OX RC WA TMZ DVST
2. IX UVST
3. RUI WB STACE

DVI

```

pulse sfouences

```

\section*{DV7}


DV6
\begin{tabular}{|c|c|c|c|}
\hline 4. & & L2GD RE WYD A2X & FL \\
\hline 5. & 0x & RG WL TSGU CI.XC & \\
\hline 5. & \(1 \times\) & RG WL TSGU RBIF & \\
\hline 6. & & RU WB & \\
\hline 7. & & L2GD RE WYD A2X & PIFL \\
\hline 8. & \(0 x\) & RG WL TSGU CLXC & \\
\hline 8. & \(1 \times\) & RG WL TSGU RBIF & \\
\hline 9. & & RU WB & \\
\hline 10. & & L2GD RE WYD A2X & PYFL \\
\hline 11. & \(0 x\) & RG WL TSGU CLXC & \\
\hline 11. & \(1 \times\) & RG WL TSGU RBIF & \\
\hline 12. & & RU WB & \\
\hline 1. & & L2GD RB WYD A2X & PIFL \\
\hline 2 。 & \(0 \times\) & RG WL TSGU DVST & CLXC \\
\hline 2. & \(1 \times\) & RG WL TSGU DVST & RRIF \\
\hline 3. & & RU WB Stage & \\
\hline
\end{tabular}

DV4


BZFO
\begin{tabular}{lll} 
1. & & RA WG TSGN TMZ \\
2. & & TPZG \\
3: & & RSC WG \\
5. & \(\times 1\) & RR WY12 Cl \\
6. & \(\times 1\) & RII WZ \\
8. & \(\times 0\) & RZ WS ST2 \\
8. & \(\times 1\) & RAD WR WS NISO
\end{tabular}

MSUO
1. \(\quad\) RLIOBB WS
5. RG WB
6.
7.
8.
9.
10. \(1 x\)
11.

RC. WY CI A2X
RIJS WA TSGN
R7 WS ST2
RB WG
RA WY MONEX
RUS WA
OXCHO
\begin{tabular}{ll} 
1. & RI 10日R WS \\
2. & RSC WG \\
3. & RR WB \\
5. & RG WQ \\
7. & RR WSC WG \\
8. & RZ WS ST2
\end{tabular}

AUGO


\section*{PULST CFQUFNCES}

DCAO
\begin{tabular}{ll}
10 & RR WY 12 MONFX CI \\
20 & RSC NG \\
70 & \(R G W G 3\) \\
8. & RU WS \\
9. & RF WG \\
10. & RR WL STI
\end{tabular}

DCA1

\section*{2. \\ 7. \\ 8. \\ 9. \\ 10.}

DCSO
\begin{tabular}{ll} 
1. & RR WY12 MONEX CI \\
20. & RSC WG \\
70. & RG WG \\
8. & RU WS \\
90. & RE WG \\
10. & RC WL ST1 \\
DCSI &
\end{tabular}
20
\(70^{\circ}\)
80
90
10.

RSC WG
RG WB
RZ WS ST2
RR WG
RC WA

NDXXO
\begin{tabular}{ll} 
2. & RSC WG \\
7. & \(R G\) WR \\
8. & \(R 7\) WS \\
9. & \(R E W G\) \\
10. & \(S T 1\)
\end{tabular}

NUXXI
\begin{tabular}{|c|c|}
\hline 1. & kZ WY17 CI \\
\hline 2. & RSC WG NISO \\
\hline 3. & KB WZ \\
\hline 4. & RA WF3 \\
\hline 5. & KZ WA \\
\hline 6. & RUI WZ \\
\hline 7. & RG WY A 2 X \\
\hline 8 。 & RU WS \\
\hline 9. & RR WA \\
\hline 10. & RU) WES EXT \\
\hline
\end{tabular}
suo
\begin{tabular}{ll} 
2. & RSC WG \\
7. & RG WB \\
8. & RZ WS ST2 \\
9. & RR WG \\
10. & RC WY A2X \\
11. & RU WA
\end{tabular}

BZMFO


\section*{pulse sfnuentes}
```

MPN

| 2. |  |
| :--- | :--- |
| 30. |  |
| 40 | $0 x$ |

4. lx
5. 
6. 
7. }0
8. 01
9. }1
10. 11
11. 
12. 0x
13. 1X
RSC wG
RA WB TSGN
RR WL
KC WL
RG WR TSGN2
RZ WS
RP. WY
RR WY CI
RC WY CI
RC WY
RU WB TSGN STI NEACON
WA
WA RB! RIC I 16
MP1

| 1. | 219 |  |
| :---: | :---: | :---: |
| $2 \cdot$ | ZAP |  |
| 3. | 210 |  |
| 4. | ZAP |  |
| 5. | 21P |  |
| 6. | ZAP |  |
| $7 \cdot$ | Z1P |  |
| 8. | ZAP |  |
| 9. | ZIP |  |
| 10. | ZAP | ST1 ST2 |
| 11. | 21P |  |

```

MP3
\begin{tabular}{ll}
10 & \\
20 & \\
30 & \\
40 & \\
50 & \\
60 & \\
70 & \(1 x\) \\
80 & \\
90 & \\
10 & \\
110 & \(1 x\)
\end{tabular}

ZAP
ZIP N150
ZAD
RSC WG
RZ WY12 CI
RU WZ TLI 5 NFACOF
7. 1x

RR WY AZX
RAD WB WS
RA
RL.
RU WA
STD2
\begin{tabular}{ll} 
1. & RZ WYI2 CI \\
2. & RSC WG NISO \\
6. & RU WZ \\
A. & RAD WB WS
\end{tabular}
```

PULSF SFDUFNCES

```
PINC
1.

2 。
\[
\text { RSC }{ }^{n} G
\]
5.
RG WY TSGN TMZ TPTG
6.
prifix
7.
RII WSC WG WOVR
R.
RA WS

PCDU
\begin{tabular}{ll} 
1. & RSCT WS \\
2. & RSC WG \\
5. & RG WY TSGN TMZ TPTG \\
6. & CI \\
7: & RIIS WSC WG WOVR \\
8. & RR WS
\end{tabular}

\section*{2.}
5.
6.
7.
8.

MINC
\begin{tabular}{ll} 
1. & RSCT WS \\
2. & RSC WG \\
5. & RG WY TSGN TMZ TPZG \\
6. & RNNEX \\
7. & RU WSC WG WOVR \\
R. & RR WS \\
MCDU & \\
& \\
1. & \\
2. & RSCT WS \\
5. & RSC WG \\
6. & RGWY TSGN TMZ TPTG \\
7. & RUSEXCI \\
8. & RB WSC WG WOVR \\
DINC &
\end{tabular}

MCDU
\begin{tabular}{ll} 
1. & RSCT WS \\
2. & RSC WG \\
5. & RG WY TSGN TMZ TPZG \\
6. & MONEX \\
7. & RU WSC WG WOVR \\
R. & RR WS \\
MCDU & \\
& \\
1. & \\
2. & RSCT WS \\
5. & RSC WG \\
6. & RG WY TSGN TMZ TPTG \\
7. & MONEXCI \\
8. & RUS WSC WG WOVR \\
DINC &
\end{tabular}
RSCT WS
INC
\begin{tabular}{ll}
10 & \\
20 & \\
50 & \\
6. & 00 \\
6. & 10 \\
60 & \(\times 1\) \\
70 & \\
8. &
\end{tabular}

RSCT WS
RSC WG
RG WY TSGN TMZ TPZG
MONEX POUT
PONEX MOUT
zOUT
RU WSC WG WOVR
RR WS

\section*{PULSF SFQUENCES}

\section*{SHINC}
\begin{tabular}{ll} 
1. & RSCT WS \\
2. & RSC WG \\
5. & RG WYD TSGN \\
7. & RIIS WSC WG WOVR \\
R. & RR WS
\end{tabular}

SHANC
1.
20
50
7.
8.

INOTRD

\section*{1.}

2 。
5.
8.

INOTLD
\begin{tabular}{ll} 
1. & WS \\
2. & RSC WG \\
5. & RCH \\
7. & WCH \\
8. & RR WS
\end{tabular}

\section*{PULSE SFOUFNTES}

\section*{FETCHO}
\begin{tabular}{ll} 
1: & RK W'S \\
20 & RSC WG WY STI \\
4: & NSC \\
R0 & WS \\
FETCHI &
\end{tabular}

\section*{2. \\ 7. \\ 月. \\ 10.}

RSC. WG
RG
RR WS U.I2ABK
RRijK
STORFO
\begin{tabular}{ll} 
1. & RA WS \\
2. & RSC WG WY STI \\
4. & WSC \\
8. & WS
\end{tabular}

STORF 1
\begin{tabular}{ll} 
2. & RSC WG \\
4. & WSC \\
7. & RG \\
R. & RR WS \(1: 2 B B K\) \\
9. & WG \\
10. & RRGK
\end{tabular}

AGC BLOCK II MEMORY ORGANIZATION AND ADDRESSING
```


[^0]:    * "followed by" means with no instructions, interpretive opcode words, or address constants intervening.
    ** Interpretive address EBANK restriction is for BLK2 programs but not for AGC programs.

