APOLLO EHGINGHRITVG MEMORANDUM AP-M \# 5041

30 November 1964

T0: Distribution<br>FROM: Mr. B. Hobbs<br>SUBJECT: THE DIGITAL TO ANALOG CONVERTER OF THE ELECTRONIC COUPLING DATA UNIT (Paper VII)

This paper is the seventh in a series of papers describing the operation of the electronic CDU. It will present the theory of operation of the digital to analog converter. An hour talk in support of this paper will be given Monday, December 7, 1964 in the SAT conference room.

The conversion of digital information into a dc analog signal by the D/A Convertex Module is accomplished in essentially two steps. The digital information is first converted to an 800 cycle analog signal by a voltage ladder decoder. The ac signal is then converted to a dc analog signal by a demodulator that rectifies and filters the ac. In describing the operation of the $\mathrm{D} / \mathrm{A}$ Converter, the two steps will be described as if they occurred as independent operations. It should be understood, however, that the entire conversion process takes place simultaneously. A functional block diagram of the D/A converter is shown in figure 1.

The operation of the voltage ladder decoder will be described first. Accumulated data bits in the error counter of the Error Counter and Logic Module control transistor switches that apply an ac ground or 800 cycles of proper phase to the ladder resistors. A voltage proportional to the binary configuration of the switches is developed and applied to the scaling amplifier. For simplicity, a 3 bit converter will be explained with the understanding that the same theory of operation applies to a converter of any size. The simplified version is shown below.


The switches are connected to $\nabla_{\text {in }}$ by a data bit " $]^{n}$ ( 0 volta) from the error counter located in the Brror Counter and Iogic Module. The binary weight of each sritch is given below.

$$
\begin{array}{ll}
s_{2}=2^{2} & \text { Nost significant bit } \\
s_{1}=2^{1} & \text { Second most significant bit } \\
s_{0}=2^{0} & \text { Least significant bit }
\end{array}
$$

Assume $\mathrm{S}_{2}$ is activated and applies $\nabla_{\text {in }}$ to the ladder and the remaining switches are left in their normally open position and apply ground. The configuration will be that shown in A below. The solution of the series and parallel resistances show the impedance above and below the output point to be 1, therefore, the voltage is divided by 2 and applied to the scaling amplifier.


With $S_{1}$ closed and the remaining switches open, the configuration is as show in A below. Combining series and parallel resistances produces the equivalent circuit progression A through D. The voltage at point UV is determined and applied to point $U$. The simple divider ratio of resistances above and below the output point is used to find the output voitage as shown in the final equivalent circuit D. The output voitage shows that $V_{\text {in }}$ is divided by 4 and applied to the scaling amplifier.


With $g_{0}$ closed and the remaining suitches open, the configuration is as shown in A below. Combining series and parallel resistances produces the equivalent circuit progression A through F . The voltage at point UVV is found and applied to the divider at point $V$. In the same manner the voltage at $\mathrm{W}-\mathrm{X}$ is found and applied to the divider at point $X$. The output voltage is now found from the divider ratio in the ifinal equivalent circuit $E$. The output voltage shows that $V_{\text {in }}$ is divided 68 and applied to the scaling axplifler.


A


B


C


D
$E$

In analyzing the output voltages of the three switch configurations, it is observed that the applied voltage, $Y_{\text {in }}$, is divided by $2^{3}(8)$ for the least significant bit, $2^{2}(4)$ for the second most significant bit, and $2^{1}$ (2) for the most significant bit. The 800 cycles now has an amplitude proportional to the configuration of the data bit controlled switches. A cambination of switches activated at the same time will produce an output voltage equal to the sum of the voltages found for each switch individually.

In the actual transistor switching circuit (see figure 3) the data bit inputs to the switches (DDO, DDI, etc.) are normally at a positive voltage, therefore, the switch driver (Q5) is on. This applies ground to the base of the switch (@) to ksep it turned off. AC ground is applied to the ladder resistor network through Q7. Q7 is forward biased by the 4.7 V zener voltage from CRl applied to the emitter and by ground applied to the base. IP a "I" (0 volts) is applied to DDO, Q5 will turn off and Q6 will turn on applying 2.5 V RNS from II to the ladder. The large positive voltage on the base of $Q 7$ will turn it off removing ac ground. The theory of operation is the same for the remaining 8 switches.

The voltage fran the ladder is applied to the scaing amplifier and demodulator where the gain is controlled to produce a voltage gradient of 300 m vac per degree at the output of the D/A converter for use in Attitude Control Mode. In Coarse Align Node, the ac voltage from the scaling amplifier is applied as an input to the mixing amplifier. (Inis section of the converter will be explained later in the memo.)

A detailed schematic of the demodulator and scaling amplifier (output stage) is show in flgure 2. © and Q3 along with the feedback networis, form an operational amplifier with an ac gain of approximately 3 to 4. The output of the operational amplifier is applied to phase sensitive rectifiers through il with a transformation ratio of $1: 1.2$. The fulll-wave rectifiers, which consiats of both sections of $Q_{4}$ and $Q 5$, are controlled by an 800 cycle reference signal through $T 2$. If the ladder output is in phase with the reference signal, the proper rectifier switch will be turned on to produce a positive error voltage output. If the ladder output is 180 degrees out of phase with the 800 cycle reference signal, the proper rectifier switch will be turned on to produce a negative error voltage output. The emitter to emitter connection of the transistor sections is to reduce to a minimm the saturation collector to emitter voltage drop. The configuretion shom produces voltage drope of opposite polarity at each transistor section, thereby, cancelling the overall drop across the two sections. The rectified ac is filtered by a 2 section RC filter and applied as an error signal to the SCS. The scaling amplifier also provides ac analog voltage to the Flight Director Attitude Indicators (FDIA) and to the mising amplifier in the Coarse Align Mode. Ql provides a means of inhibiting the output of the $D / A$ converter even though there is an error accumulation in the error counter. A logic "0" (+ voltage) will inhibit the output of the converter.

In Coarse Align Node, there is a maximum rate at which the gimbals can move and the read counter continue to track the angle accurately. If the gimbals are limited to a rate less than 71 degrees per second, the read counter will track to within approximately 20 bits of actual gimbal position. A signal out of phase with the ladder voltage and with an amplitude proportional to the difference between the glmbel angle and the angle in the read counter is fed back to rate limit the gimbals. The feedback signals are sin ( $\theta-\Psi$ ) from the Coarse System Module and sin $16(\theta-\psi)$ from the Main Suming Amplifier Hodule. These out of phase signals are sumed with the 800 cycle D/A converter signal to produce the input to the mixing amplifier. A block diagram of the mixing circuit and the input diode functions is shown below. The parameters for the diode functions are only approximate.


In the D/A coaverter presently being proposed for Block II, there will be 9 bits fram the Error Counter and Logic Module as inputs. Along with the bits will came $+D / A$ Polarity and - D/A Polsrity signals. (See figure 3) These signals will determine if an in-phase or out-of-phase 800 cycle voltage will be applied to the ladder. This in turn will determine if an in-phase out-of-phase signal will be sent to the C/A and FDAI and if a positive or negative dc signal will be sent to the SCS. If a "I" is applied to $+\mathrm{D} / \mathrm{A}$ Polarity input, $Q$ turns off and of turns on applying in-phase voltage to the ladder. If a " $\eta^{\prime \prime}$ is applied to - D/A Polarity input, Ql turns off and Q3 turns on applying out-ol-phase voltage to the ladder.

The next paper in this series is entitled. The Digital Logic of the mectronic Coupling Data Unit.

[^0]/np



FIG 2

FIGURE 3


## DISTRIBUTION LUST

```
(ACSP)
Digital Systems croup
Don Gothard
Mark Mastandrea
Don Grassell
Gordon Himricks
Richard Streufert
Joe Calabretta
Jobn Prange 38m03
E.Herbert
D. Fremeh
```

MIT/ IL

Glenn Cushom (8)
Maric Birmbeim
Bob Kowelski
Paul Teplitz
Bob Lee
Marvin Smitr
John Barker
Ted Rogers

Steve Glatch (4)
Boo Rrickson
George silver
John Webex


[^0]:    Q3. Jtobere
    3. Hobbs

    Digital Systems Group Apollo Engineering

