From owner-riscy@pyramid.com  Sat Jul 31 05:19:46 1993
Received: from gossip.pyramid.com by SunSITE.unc.edu (4.1/tas-gen/1-30-93)
	id AA07842; Sat, 31 Jul 93 05:19:46 EDT
Received: from sword.eng.pyramid.com 
	by gossip.pyramid.com (5.61/OSx5.1a Pyramid-Internet-Gateway)
	id AA22234; Sat, 31 Jul 93 02:19:11 -0700
Received: by sword.eng.pyramid.com (5.61/Pyramid_Internal_Configuration)
	id AA02756; Sat, 31 Jul 93 02:17:36 -0700
Received: from goss.pyramid.com
	by sword.eng.pyramid.com (5.61/Pyramid_Internal_Configuration)
	id AA02748; Sat, 31 Jul 93 02:17:33 -0700
Received: from genesis.mcs.com 
	by gossip.pyramid.com (5.61/OSx5.1a Pyramid-Internet-Gateway)
	id AA22222; Sat, 31 Jul 93 02:18:21 -0700
Received: by genesis.mcs.com (/\==/\ Smail3.1.28.1 #28.8)
	id <m0oMCuQ-000ZChC@genesis.mcs.com>; Sat, 31 Jul 93 04:07 CDT
Received: by chinet (/\==/\ Smail3.1.28.1 #28.1{chinet})
	id <m0oMCeJ-000D7CC@chinet>; Sat, 31 Jul 93 03:50 CDT
Received: by zarniwoop.chi.il.us (/\==/\ Smail3.1.24.1 #24.3)
	id <m0oWpqz-00039LC@zarniwoop.chi.il.us>; Sun, 29 Aug 93 09:43 PDT
Message-Id: <m0oWpqz-00039LC@zarniwoop.chi.il.us>
Date: Sun, 29 Aug 93 09:43 PDT
From: adyer@zarniwoop.chi.il.us (Andrew Dyer)
To: riscy@pyramid.com
Subject: [tim@ubitrex.mb.ca: Re: Mips Chips from NEC]
Sender: owner-riscy@pyramid.com
Reply-To: riscy@pyramid.com

> From: tim@ubitrex.mb.ca (Tim Braun)
> Subject: Re: Mips Chips from NEC
> 
> My quick, off-the-cuff opinion:
> 
> 1. A 3081/3051 design is still feasible, and may be a price/performance
>    competitor - if the price is low enough to fit the lower performance.

I think this could be a good solution if people are willing to go for
an FPGA.  It seems that the MOM is not what we want and the IDT chip
is not forthcoming.

> 4. An R4200 design may be feasible, but no-one knows what it will cost.

R4200 is about $70, ARC chipset is unknown to me (all in volume of course)

> 5. A PowerPC design is a dark horse.  Motorola will be aching to get design
>    information out to design teams, but if it requires secondary caches
>    and 60 MHz design, it will be tricky and expensive.

The first power-pc chip is supposed to use a bus similar to Moto's 88110
which allow multiple transations in progress.  Pretty complicated compared to 
a simple 32-bit muxed a/d bus...

> 6. The SPARC chips look like they require significant design effort, and
>    have historically been priced > $400.  Witness the Weitek "SPARC1 upgrade"
>    that retails at $1500.  Certainly SMCC and other high-volume purchasers
>    get better prices, but can we?

I believe the Fujitsu SparcLite series are in competing price ranges
to the IDT 3051/3081 series.  Some of the versions include interrupt
controllers, DMA, split I/D caches of varying sizes, general I/O
ports, timers, etc.  They come in large surface mount packages.  I
believe only one has a FPU.  None include direct DRAM control.  I have
much more data at the office.

> I do have advance information on the Orion from IDT.  This is R4000PC
> pin compatible (PGA) or 208-pin MQuad.  Hmmm. 5-stage pipeline like the
> Vr4200.  And what is the R4400PC?  Note that some of these devices
> (Orion) are 3.3V.

Orion and VRX(4200) are both 3.3V chips.  Orion runs faster, has FPU, but
the chips are very similar in idea.  They both follow the non-embedded
philosophy of CPU design - "just the CPU ma'am"

How about this - I saw a preliminary app note on how to convert an
Intel 80960CA/CF to be compatible with a 486/33 local bus - just a PAL
or two.  How about a board with a 960 coupled to a PC motherboard.
Pretty Crufty, Nicht Wahr?  (of course the same idea could be extended
to some other processors...)

--------------------------------------Ich mo"chte ein Eisba"r sein!
(1) adyer@zarniwoop.chi.il.us
(2) adyer@usr.com
 
